Semiconductor device

Kawase , et al. October 25, 2

Patent Grant D769834

U.S. patent number D769,834 [Application Number D/503,992] was granted by the patent office on 2016-10-25 for semiconductor device. This patent grant is currently assigned to Mitsubishi Electric Corporation. The grantee listed for this patent is Mitsubishi Electric Corporation. Invention is credited to Mikio Ishihara, Tatsuya Kawase, Noboru Miyamoto.


United States Patent D769,834
Kawase ,   et al. October 25, 2016

Semiconductor device

Claims

CLAIM The ornamental design for a semiconductor device, as shown and described.
Inventors: Kawase; Tatsuya (Tokyo, JP), Miyamoto; Noboru (Tokyo, JP), Ishihara; Mikio (Tokyo, JP)
Applicant:
Name City State Country Type

Mitsubishi Electric Corporation

Chiyoda-ku, Tokyo

N/A

JP
Assignee: Mitsubishi Electric Corporation (Tokyo, JP)
Appl. No.: D/503,992
Filed: October 1, 2014

Related U.S. Patent Documents

Application Number Filing Date Patent Number Issue Date
29464434 Aug 16, 2013 D719537

Foreign Application Priority Data

May 8, 2013 [JP] 2013-010099
May 8, 2013 [JP] 2013-010100
May 8, 2013 [JP] 2013-010101
May 8, 2013 [JP] 2013-010102
May 8, 2013 [JP] 2013-010103
May 8, 2013 [JP] 2013-010104
Current U.S. Class: D13/182
Current International Class: 1303
Field of Search: ;D13/182

References Cited [Referenced By]

U.S. Patent Documents
3762039 October 1973 Douglass et al.
3846734 November 1974 Pauza et al.
4422703 December 1983 Christensen
4595794 June 1986 Wasserman
D288922 March 1987 Olla
4663833 May 1987 Tanaka et al.
4677526 June 1987 Muehling
4737884 April 1988 Wada
4866571 September 1989 Butt
4987474 January 1991 Yasuhara
4994902 February 1991 Okahashi
D316848 May 1991 Hasegawa et al.
D317300 June 1991 Hasegawa et al.
D317592 June 1991 Yoshizawa
D318271 July 1991 Hasegawa et al.
D345731 April 1994 Owens et al.
D357462 April 1995 Terasawa
D357671 April 1995 Terasawa et al.
D357672 April 1995 Terasawa et al.
D358806 May 1995 Siegel et al.
D359028 June 1995 Siegel et al.
D360619 July 1995 Terasawa et al.
D364383 November 1995 Yamada
D364384 November 1995 Shimizu
D364385 November 1995 Shimizu
D389808 January 1998 Yamada et al.
D394244 May 1998 Majumdar et al.
D396450 July 1998 Nishirua et al.
D396846 August 1998 Nakayama
D396847 August 1998 Nakayama
D397092 August 1998 Sano
D401912 December 1998 Majumdar
D418485 January 2000 Kawafuji
D421969 March 2000 Kawafuji
D428859 August 2000 Kawafuji
D441726 May 2001 Sofue
D441727 May 2001 Sekimoto
D466485 December 2002 Maehara
D470825 February 2003 Iwasaki et al.
D476959 July 2003 Yamada et al.
D505399 May 2005 Yoshida et al.
D505400 May 2005 Kawafuji et al.
D539761 April 2007 Takahashi et al.
D548202 August 2007 Takahashi
D548203 August 2007 Takahashi
D587662 March 2009 Soutome et al.
D589012 March 2009 Soyano et al.
D606951 December 2009 Soyano et al.
D653633 February 2012 Soyano
D653634 February 2012 Soyano
D674760 January 2013 Mochizuki et al.
D686174 July 2013 Soyano
D704670 May 2014 Chen et al.
D704671 May 2014 Chen et al.
D705184 May 2014 Takahashi et al.
2001/0038143 November 2001 Sonobe et al.
2003/0042584 March 2003 Yamaguchi
2010/0149774 June 2010 Matsumoto et al.
2011/0044012 February 2011 Matsumoto
Foreign Patent Documents
1411477 Apr 2011 JP
1411478 Apr 2011 JP
Primary Examiner: Oswecki; Elizabeth J
Attorney, Agent or Firm: Sughrue Mion, PLLC Turner; Richard C.

Description



FIG. 1 is a front, top and right side perspective view of a semiconductor device showing our new design;

FIG. 2 is a rear, top, and left side perspective view thereof;

FIG. 3 is a front elevational view thereof;

FIG. 4 is a rear elevational view thereof;

FIG. 5 is a left side elevational view thereof;

FIG. 6 is a right side elevational view thereof;

FIG. 7 is a top plan view thereof;

FIG. 8 is a bottom plan view thereof;

FIG. 9 is a front, top and right side perspective view thereof, shown in a used condition attached to a mount shown in broken lines; and,

FIG. 10 is another front elevational view thereof, attached to a mount shown in broken lines.

The broken lines shown in the drawings represent portions of the semiconductor device that form no part of the claimed design.

* * * * *


uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed