Elastic membrane for semiconductor wafer polishing apparatus

Fukushima , et al. March 20, 2

Patent Grant D813180

U.S. patent number D813,180 [Application Number D/580,339] was granted by the patent office on 2018-03-20 for elastic membrane for semiconductor wafer polishing apparatus. This patent grant is currently assigned to EBARA CORPORATION. The grantee listed for this patent is EBARA CORPORATION. Invention is credited to Makoto Fukushima, Osamu Nabeya, Keisuke Namiki, Shingo Togashi, Satoru Yamaki, Hozumi Yasuda.


United States Patent D813,180
Fukushima ,   et al. March 20, 2018

Elastic membrane for semiconductor wafer polishing apparatus

Claims

CLAIM The ornamental design for an elastic membrane for semiconductor wafer polishing apparatus, as shown and described.
Inventors: Fukushima; Makoto (Tokyo, JP), Yasuda; Hozumi (Tokyo, JP), Namiki; Keisuke (Tokyo, JP), Nabeya; Osamu (Tokyo, JP), Togashi; Shingo (Tokyo, JP), Yamaki; Satoru (Tokyo, JP)
Applicant:
Name City State Country Type

EBARA CORPORATION

Tokyo

N/A

JP
Assignee: EBARA CORPORATION (Tokyo, JP)
Appl. No.: D/580,339
Filed: October 7, 2016

Related U.S. Patent Documents

Application Number Filing Date Patent Number Issue Date
29472346 Nov 12, 2013 D769200

Foreign Application Priority Data

May 15, 2013 [JP] 2013-10672
May 15, 2013 [JP] 2013-10673
May 15, 2013 [JP] 2013-10674
May 15, 2013 [JP] 2013-10675
May 15, 2013 [JP] 2013-10676
May 15, 2013 [JP] 2013-10677
May 15, 2013 [JP] 2013-10678
Current U.S. Class: D13/182
Current International Class: 1303
Field of Search: ;D13/182 ;451/66,288,289

References Cited [Referenced By]

U.S. Patent Documents
3627338 December 1971 Thompson
6402594 June 2002 Kobayashi
6659850 December 2003 Korovin
7357699 April 2008 Togawa
7402098 July 2008 Severson
D616390 May 2010 Sato
D633452 March 2011 Namiki
D634719 March 2011 Yasuda
D649126 November 2011 Takahashi
D684551 June 2013 Nguyen
8469776 June 2013 Zuniga
D686175 July 2013 Gurary
D686582 July 2013 Krishnan
D687790 August 2013 Krishnan
D687791 August 2013 Krishnan
D711330 August 2014 Fukushima
8859070 October 2014 Yasuda
D729753 May 2015 Fukushima
D769200 October 2016 Fukushima
D770990 November 2016 Fukushima
D797067 September 2017 Zhang
D798248 September 2017 Hanson
2001/0029158 October 2001 Sasaki
2002/0160693 October 2002 Nihonmatsu
2004/0175951 September 2004 Chen
2005/0035514 February 2005 Hillman
2005/0215182 September 2005 Fuhriman
2007/0063453 March 2007 Ishikawa
2008/0070479 March 2008 Nabeya
2009/0068934 March 2009 Hong
2009/0068935 March 2009 Torii
2009/0111362 April 2009 Nabeya
2009/0247057 October 2009 Kobayashi
2013/0316628 November 2013 Jang
Foreign Patent Documents
301348233 Sep 2010 CN
301445758 Jan 2011 CN
D 138225 Dec 2010 TW
D 139857 Apr 2011 TW
D 146491 Apr 2012 TW
Primary Examiner: Oswecki; Elizabeth J
Attorney, Agent or Firm: Pearne & Gordon LLP

Description



FIG. 1 is a top plan view of a first embodiment of an elastic membrane for semiconductor wafer polishing apparatus showing our new design;

FIG. 2 is a bottom plan view thereof;

FIG. 3 is a front side view thereof;

FIG. 4 is a right side view thereof;

FIG. 5 is a left side view thereof;

FIG. 6 is a cross sectional view taken along section line 6-6 in FIG. 1;

FIG. 7 is an enlarged perspective view of a portion labeled FIG. 7 in FIG. 1;

FIG. 8 is an opposite side view of FIG. 7;

FIG. 9 is a top plan view of a second embodiment of an elastic membrane for semiconductor wafer polishing apparatus showing our new design;

FIG. 10 is a bottom plan view thereof;

FIG. 11 is a front side view thereof;

FIG. 12 is a right side view thereof;

FIG. 13 is a left side view thereof;

FIG. 14 is a cross sectional view taken along section line 14-14 in FIG. 9;

FIG. 15 is an enlarged perspective view of a portion labeled FIG. 15 in FIG. 9; and,

FIG. 16 is an opposite side view of FIG. 15.

The broken lines shown in the drawings represent portions of the elastic membrane for semiconductor wafer polishing apparatus that form no part of the claimed design. The dashed-dot-dashed lines represent the boundary lines of the claimed design.

All surfaces not shown form no part of the claimed design.

* * * * *


uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed