Power semiconductor module

Bertalan , et al. February 2, 2

Patent Grant D748595

U.S. patent number D748,595 [Application Number D/516,506] was granted by the patent office on 2016-02-02 for power semiconductor module. This patent grant is currently assigned to Infineon Technologies AG. The grantee listed for this patent is Infineon Technologies AG. Invention is credited to Andras Bertalan, Georg Borghoff, Alexander Hoehn.


United States Patent D748,595
Bertalan ,   et al. February 2, 2016

Power semiconductor module

Claims

CLAIM The ornamental design for a power semiconductor module, as shown and described.
Inventors: Bertalan; Andras (Warstein-Allagen, DE), Borghoff; Georg (Warstein, DE), Hoehn; Alexander (Soest, DE)
Applicant:
Name City State Country Type

Infineon Technologies AG

Neubiberg

N/A

DE
Assignee: Infineon Technologies AG (Neubiberg, DE)
Appl. No.: D/516,506
Filed: February 3, 2015

Current U.S. Class: D13/182
Current International Class: 1303
Field of Search: ;D13/110,182 ;257/678,684,690,691 ;361/679.01,713,728,736,760,761,772,775,783,820 ;174/250,253 ;438/15,25,26,51,55,63,64,106

References Cited [Referenced By]

U.S. Patent Documents
5408128 April 1995 Furnival
5410450 April 1995 Iida
D364383 November 1995 Yamada
D364384 November 1995 Shimizu
D364385 November 1995 Shimizu
6078501 June 2000 Catrambone
D441726 May 2001 Sofue
D441727 May 2001 Sekimoto
6521983 February 2003 Yoshimatsu
D476959 July 2003 Yamada
D525215 July 2006 Hisaishi
D539761 April 2007 Takahashi
D548202 August 2007 Takahashi
D548203 August 2007 Takahashi
D587662 March 2009 Soutome
D589012 March 2009 Soyano
D606951 December 2009 Soyano
D653633 February 2012 Soyano
D653634 February 2012 Soyano
D674760 January 2013 Mochizuki
D686174 July 2013 Soyano
D689446 September 2013 Soyano
8526199 September 2013 Matsumoto
D699693 February 2014 Otsuka
D703625 April 2014 Lim
D704670 May 2014 Chen
D704671 May 2014 Chen
D705184 May 2014 Takahashi
D706232 June 2014 Nakamura
D710317 August 2014 Chen
D710318 August 2014 Chen
D710319 August 2014 Chen
Primary Examiner: Oswecki; Elizabeth J
Attorney, Agent or Firm: Murphy, Bilak & Homiller, PLLC

Description



FIG. 1 is a top, side, perspective view of a power semiconductor module showing our new design;

FIG. 2 is another top, side, perspective view thereof;

FIG. 3 is a side elevational view thereof;

FIG. 4 is a top plan view thereof;

FIG. 5 is another side elevational view thereof;

FIG. 6 is a bottom plan view thereof; and,

FIG. 7 is another side elevational view thereof.

All surfaces not shown form no part of the claimed design.

* * * * *


uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed