Semiconductor device

Imamura , et al. May 10, 2

Patent Grant D951215

U.S. patent number D951,215 [Application Number D/734,432] was granted by the patent office on 2022-05-10 for semiconductor device. This patent grant is currently assigned to Panasonic Semiconductor Solutions Co., Ltd.. The grantee listed for this patent is Panasonic Semiconductor Solutions Co., Ltd.. Invention is credited to Toshikazu Imai, Takeshi Imamura, Ryosuke Okawa, Kazuma Yoshida.


United States Patent D951,215
Imamura ,   et al. May 10, 2022

Semiconductor device

Claims

CLAIM We claim the ornamental design for a semiconductor device, as shown and described.
Inventors: Imamura; Takeshi (Kyoto, JP), Yoshida; Kazuma (Kyoto, JP), Okawa; Ryosuke (Nara, JP), Imai; Toshikazu (Hyogo, JP)
Applicant:
Name City State Country Type

Panasonic Semiconductor Solutions Co., Ltd.

Nagaokakyo

N/A

JP
Assignee: Panasonic Semiconductor Solutions Co., Ltd. (Nagaokakyo, JP)
Appl. No.: D/734,432
Filed: May 12, 2020

Foreign Application Priority Data

Dec 11, 2019 [KR] 30-2019-0060011
Current U.S. Class: D13/182
Current International Class: 1303
Field of Search: ;D13/123,133,146,147,158,182,184,199

References Cited [Referenced By]

U.S. Patent Documents
4949158 August 1990 Ueda
D318461 July 1991 Hasegawa
D319045 August 1991 Hasegawa
D319629 September 1991 Hasegawa
D319814 September 1991 Hasegawa
5994772 November 1999 Shin
D427159 June 2000 Oba
6307269 October 2001 Akiyama
6836002 December 2004 Chikawa
6992386 January 2006 Hata
D540272 April 2007 Higashibata
D598380 August 2009 Kuriki
D754083 April 2016 Vinciarelli
D775093 December 2016 Vinciarelli
D813182 March 2018 Imai et al.
D934820 November 2021 Okawa
D934821 November 2021 Taguchi
D937233 November 2021 Okawa
2006/0043544 March 2006 Tsukamoto
2006/0097374 May 2006 Egawa
2018/0122939 May 2018 Ota
Foreign Patent Documents
D1581768 Jul 2017 JP
D1588125 Oct 2017 JP
D1588481 Oct 2017 JP
D1632160 May 2019 JP
D1632597 May 2019 JP
D1640664 Sep 2019 JP
D1641048 Sep 2019 JP
D1641049 Sep 2019 JP
Primary Examiner: Gingrich; Shawn T
Assistant Examiner: Murray; Anton Dennis
Attorney, Agent or Firm: Crowell & Moring LLP

Description



FIG. 1 is a front perspective view of a semiconductor device showing our new design;

FIG. 2 is a front view thereof;

FIG. 3 is a rear view thereof;

FIG. 4 is a left side view thereof;

FIG. 5 is a right side view thereof;

FIG. 6 is a top plan view thereof; and,

FIG. 7 is a bottom view thereof.

* * * * *


uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed