Integrated circuit tag

Nakano , et al. November 8, 2

Patent Grant D770991

U.S. patent number D770,991 [Application Number D/489,647] was granted by the patent office on 2016-11-08 for integrated circuit tag. This patent grant is currently assigned to NOK Corporation. The grantee listed for this patent is NOK CORPORATION. Invention is credited to Naohiro Fujisawa, Keiichi Miyajima, Tomoko Nakano.


United States Patent D770,991
Nakano ,   et al. November 8, 2016

Integrated circuit tag

Claims

CLAIM The ornamental design for an integrated circuit tag, as shown and described.
Inventors: Nakano; Tomoko (Kanagawa, JP), Fujisawa; Naohiro (Kanagawa, JP), Miyajima; Keiichi (Kanagawa, JP)
Applicant:
Name City State Country Type

NOK CORPORATION

Tokyo

N/A

JP
Assignee: NOK Corporation (Tokyo, JP)
Appl. No.: D/489,647
Filed: May 1, 2014

Foreign Application Priority Data

Nov 5, 2013 [JP] D2013-025852
Current U.S. Class: D13/182
Current International Class: 1303
Field of Search: ;D13/110,123,133,182,199 ;D11/213,222 ;D20/22,28

References Cited [Referenced By]

U.S. Patent Documents
785116 March 1905 Perry
D47860 September 1915 Palmer
D286399 October 1986 Willy
4797785 January 1989 Jorgensen
D353343 December 1994 Eberhardt
D378578 March 1997 Eberhardt
6072394 June 2000 Hasegawa
6076737 June 2000 Gogami
6091607 July 2000 McKeown
6246327 June 2001 Eberhardt
D453746 February 2002 Kato
D456787 May 2002 Wasada
D459706 July 2002 Ebihara
D465463 November 2002 Wasada
D466093 November 2002 Ebihara
D471167 March 2003 Ebihara
D471231 March 2003 Mayo
D471524 March 2003 Ebihara
D512970 December 2005 Hart
D529000 September 2006 Ishii
7253735 August 2007 Gengel
7385284 June 2008 Carrender
7522054 April 2009 Takei
7688206 March 2010 Carrender
D615506 May 2010 Eide
7971792 July 2011 Seriu
D678227 March 2013 Takahashi
D683251 May 2013 Dumas
D699201 February 2014 Petsch
D707151 June 2014 Kimbrough
D712854 September 2014 Nakano
D730304 May 2015 Matsumoto
D731990 June 2015 Nakano
D731996 June 2015 Border
2005/0183817 August 2005 Eckstein
2007/0126587 June 2007 Nakajima
Foreign Patent Documents
2009-116633 May 2009 JP
Primary Examiner: Oswecki; Elizabeth J
Attorney, Agent or Firm: Michael Best & Friedrich LLP

Description



FIG. 1 is a perspective view of an integrated circuit tag showing our new design;

FIG. 2 is a front elevational view thereof;

FIG. 3 is a right side elevational view thereof;

FIG. 4 is a left side elevational view thereof;

FIG. 5 is a top plan view thereof; and

FIG. 6 is a bottom plan view thereof.

FIG. 7 is a reference front elevational view thereof;

FIG. 8 is a reference rear elevational view thereof;

FIG. 9 is a cross sectional view thereof cut along the line 9-9 of FIG. 7; and,

FIG. 10 is a reference rear elevational view thereof showing the translucent portion in gray.

The broken lines shown in the drawings represent portions of the integrated circuit tag that form no part of the claimed design.

* * * * *


uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed