Substrate for an electronic circuit

Matsumoto , et al. August 23, 2

Patent Grant D764424

U.S. patent number D764,424 [Application Number D/500,896] was granted by the patent office on 2016-08-23 for substrate for an electronic circuit. This patent grant is currently assigned to KABUSHIKI KAISHA TOSHIBA. The grantee listed for this patent is Kabushiki Kaisha Toshiba. Invention is credited to Manabu Matsumoto, Isao Ozawa.


United States Patent D764,424
Matsumoto ,   et al. August 23, 2016

Substrate for an electronic circuit

Claims

CLAIM The ornamental design for a substrate for an electronic circuit, as shown and described.
Inventors: Matsumoto; Manabu (Yokohama, JP), Ozawa; Isao (Chigasaki, JP)
Applicant:
Name City State Country Type

Kabushiki Kaisha Toshiba

Minato-ku, Tokyo

N/A

JP
Assignee: KABUSHIKI KAISHA TOSHIBA (Tokyo, JP)
Appl. No.: D/500,896
Filed: August 29, 2014

Foreign Application Priority Data

May 15, 2014 [JP] 2014-010418
May 15, 2014 [JP] 2014-010419
May 15, 2014 [JP] 2014-010420
May 15, 2014 [JP] 2014-010421
Current U.S. Class: D13/182
Current International Class: 1303
Field of Search: ;D13/182,123,133,110,184,199 ;257/177,666,684,686,689,775 ;361/600,601,820 ;29/825,829,830,831,832 ;174/68.1,250,253,254,260,261,268 ;216/13 ;428/901 ;D5/4,61

References Cited [Referenced By]

U.S. Patent Documents
D68316 September 1925 Laderm
5858481 January 1999 Fukushima
D459706 July 2002 Ebihara et al.
D471524 March 2003 Ebihara et al.
D526972 August 2006 Egawa
D531139 October 2006 Egawa
D608741 January 2010 Miyashita
D633672 March 2011 McKnight
D633673 March 2011 McKnight
D637193 May 2011 Andre et al.
D670917 November 2012 Blackford
D673922 January 2013 Moriai
D674759 January 2013 Chang
D686175 July 2013 Gurary
D686582 July 2013 Krishnan
D690671 October 2013 Gurary
D699201 February 2014 Petsch
D702445 April 2014 Boyle
D704155 May 2014 Chang
D730304 May 2015 Matsumoto
2003/0094628 May 2003 Yeh
2006/0168721 August 2006 McGuire
2008/0123318 May 2008 Lam
2010/0326710 December 2010 Zhang
2011/0051351 March 2011 Harashima
Foreign Patent Documents
488834 May 2002 CN
1104233 Mar 2001 JP
1287854 Dec 2006 JP
1426168 Oct 2011 JP
1479369 Sep 2013 JP
1479370 Sep 2013 JP
30-0470075 Nov 2007 KR
Primary Examiner: Oswecki; Elizabeth J
Attorney, Agent or Firm: Banner & Witcoff, Ltd.

Description



FIG. 1 is a perspective view of a substrate for an electronic circuit showing our new design;

FIG. 2 is a rear perspective view thereof,

FIG. 3 is a front elevational view thereof,

FIG. 4 is a rear elevational view thereof,

FIG. 5 is a right side elevational view, a left side elevational view being a mirror image thereof,

FIG. 6 is a top plan view thereof; and,

FIG. 7 is a bottom plan view thereof.

The broken lines shown in the drawings represent portions of the substrate for an electronic circuit that form no part of the claimed design.

* * * * *


uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed