Arm for wafer transportation for manufacturing semiconductor

Iida , et al. December 10, 2

Patent Grant D695240

U.S. patent number D695,240 [Application Number D/414,720] was granted by the patent office on 2013-12-10 for arm for wafer transportation for manufacturing semiconductor. This patent grant is currently assigned to Tokyo Electron Limited. The grantee listed for this patent is Naruaki Iida, Hideki Kajiwara. Invention is credited to Naruaki Iida, Hideki Kajiwara.


United States Patent D695,240
Iida ,   et al. December 10, 2013

Arm for wafer transportation for manufacturing semiconductor

Claims

CLAIM The ornamental design for arm for wafer transportation for manufacturing semiconductor, as shown and described.
Inventors: Iida; Naruaki (Koshi, JP), Kajiwara; Hideki (Koshi, JP)
Applicant:
Name City State Country Type

Iida; Naruaki
Kajiwara; Hideki

Koshi
Koshi

N/A
N/A

JP
JP
Assignee: Tokyo Electron Limited (Minato-Ku, JP)
Appl. No.: D/414,720
Filed: March 2, 2012

Foreign Application Priority Data

Oct 20, 2011 [JP] 2011-024075
Current U.S. Class: D13/182
Current International Class: 1303
Field of Search: ;D13/182 ;118/500,725,728,729 ;294/103.1 ;414/217,222.01,416.03,941

References Cited [Referenced By]

U.S. Patent Documents
6167322 December 2000 Holbrooks
6190114 February 2001 Ogawa et al.
6216883 April 2001 Kobayashi et al.
6293749 September 2001 Raaijmakers et al.
6409453 June 2002 Brodine et al.
6991419 January 2006 Kim
7186297 March 2007 Asano
D559805 January 2008 Hosaka
7334826 February 2008 Woodruff et al.
D589474 March 2009 Ogasawara et al.
D589912 April 2009 Ogasawara et al.
7578649 August 2009 Caveney et al.
7611182 November 2009 Kim et al.
7654596 February 2010 Mantz
D614152 April 2010 Lee et al.
D673923 January 2013 Kajiwara
D674365 January 2013 Kajiwara
D674366 January 2013 Kajiwara
D674761 January 2013 Iida et al.
2001/0051088 December 2001 Park et al.
2004/0070914 April 2004 Ferreres
2007/0031222 February 2007 Hosaka et al.
Primary Examiner: Oswecki; Elizabeth J
Attorney, Agent or Firm: Burr & Brown

Description



FIG. 1 is a perspective view of an arm for wafer transportation for manufacturing semiconductor showing our new design;

FIG. 2 is a top plan view thereof;

FIG. 3 is a bottom plan view thereof;

FIG. 4 is a front view thereof;

FIG. 5 is a rear view thereof;

FIG. 6 is a left side view thereof, the right side view being a mirror image;

FIG. 7 is an enlarged sectional view taken along line 7-7 of FIG. 2; and,

FIG. 8 is an enlarged sectional view taken along line 8-8 of FIG. 2.

The broken lines shown in the drawings represent portions of the arm for wafer transportation for manufacturing semiconductor that form no part of the claimed design.

* * * * *


uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed