Radens; Carl

Patent Applications and Registrations

Patent applications and USPTO patent grants for Radens; Carl.The latest application filed is for "vertical phase change bridge memory cell".

Company Profile

20.107.96

Radens; Carl - LaGrangeville NY
Radens; Carl - LaGangeville NY
Radens; Carl - Austin TX US
Radens; Carl - Ausitn TX
Radens; Carl - Hopewell Junction NY
Radens; Carl - La Grangeville NY
Radens; Carl - La Grangaville NY
Radens; Carl - Langrangeville NY
Radens; Carl - Poughkeepsie NY
Radens; Carl - LeGrangeville NY

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Vertical Phase Change Bridge Memory Cell App 20220302377 - LI; JUNTAO ; et al.	2022-09-22
Replacement Gate Cross-couple For Static Random-access Memory Scaling App 20220246739 - Xie; Ruilong ; et al.	2022-08-04
Replacement gate cross-couple for static random-access memory scaling Grant 11,349,001 - Xie , et al. May 31, 2	2022-05-31
Hybrid Non-volatile Memory Cell App 20220165944 - Cheng; Kangguo ; et al.	2022-05-26
Self-aligned top via scheme Grant 11,322,402 - Xie , et al. May 3, 2	2022-05-03
Nanosheet transistor with asymmetric gate stack Grant 11,251,288 - Xie , et al. February 15, 2	2022-02-15
Nanosheet Transistor With Asymmetric Gate Stack App 20220045193 - Xie; Ruilong ; et al.	2022-02-10
Distributed Memory-augmented Neural Network Architecture App 20210406181 - OZCAN; Ahmet Serkan ; et al.	2021-12-30
Nanosheet Transistor With Asymmetric Gate Stack App 20210359103 - Xie; Ruilong ; et al.	2021-11-18
Optimal Placement Of Data Structures In A Hybrid Memory Based Inference Computing Platform App 20210357138 - RANJAN; Ashish ; et al.	2021-11-18
Distributed memory-augmented neural network architecture Grant 11,176,043 - Ozcan , et al. November 16, 2	2021-11-16
Optimal placement of data structures in a hybrid memory based inference computing platform Grant 11,175,844 - Ranjan , et al. November 16, 2	2021-11-16
Buried local interconnect Grant 11,152,307 - Cheng , et al. October 19, 2	2021-10-19
Distributed Memory-augmented Neural Network Architecture App 20210311874 - Ozcan; Ahmet Serkan ; et al.	2021-10-07
Interconnection Fabric For Buried Power Distribution App 20210296234 - Dechene; Daniel James ; et al.	2021-09-23
Self-aligned repaired top via Grant 11,107,731 - Xie , et al. August 31, 2	2021-08-31
Via-via Spacing Reduction Without Additional Cut Mask App 20210265166 - Dechene; Daniel James ; et al.	2021-08-26
On-chip security key with phase change memory Grant 11,081,172 - Cheng , et al. August 3, 2	2021-08-03
Phase change memory cell with a metal layer Grant 11,038,106 - Radens , et al. June 15, 2	2021-06-15
Metal replacement vertical interconnections for buried capacitance Grant 11,024,551 - Chen , et al. June 1, 2	2021-06-01
Phase Change Memory Cell With A Metal Layer App 20210159405 - Radens; Carl ; et al.	2021-05-27
Semiconductor device with local connection Grant 10,985,063 - Cheng , et al. April 20, 2	2021-04-20
Replacement Gate Cross-couple For Static Random-access Memory Scaling App 20210111028 - Xie; Ruilong ; et al.	2021-04-15
Vertical gate all-around transistor Grant 10,950,722 - Zhang , et al. March 16, 2	2021-03-16
Self-aligned Top Via Scheme App 20210050259 - Xie; Ruilong ; et al.	2021-02-18
Multiple width nanosheet devices Grant 10,833,204 - Cheng , et al. November 10, 2	2020-11-10
Self-aligned gate isolation with asymmetric cut placement Grant 10,832,916 - Xie , et al. November 10, 2	2020-11-10
Method for forming strained fin channel devices Grant 10,734,289 - Cheng , et al.	2020-08-04
Buried Local Interconnect App 20200194372 - CHENG; Kangguo ; et al.	2020-06-18
Multiple Width Nanosheet Devices App 20200058801 - Cheng; Kangguo ; et al.	2020-02-20
Advanced interconnect with air gap Grant 10,546,743 - Zhang , et al. Ja	2020-01-28
Semiconductor Device With Local Connection App 20200027787 - Cheng; Kangguo ; et al.	2020-01-23
Strained Fin Channel Devices App 20200006561 - Cheng; Kangguo ; et al.	2020-01-02
Multiple width nanosheet devices Grant 10,516,064 - Cheng , et al. Dec	2019-12-24
Semiconductor device with local connection Grant 10,438,850 - Cheng , et al. O	2019-10-08
Semiconductor device with local connection Grant 10,431,495 - Cheng , et al. O	2019-10-01
Strained fin channel devices Grant 10,411,128 - Cheng , et al. Sept	2019-09-10
Utilizing multiple layers to increase spatial frequency Grant 10,325,778 - Clevenger , et al.	2019-06-18
Utilizing multiple layers to increase spatial frequency Grant 10,325,777 - Clevenger , et al.	2019-06-18
Encapsulated damascene interconnect structure for integrated circuits Grant 10,319,630 - Zhang , et al.	2019-06-11
Utilizing Multiple Layers To Increase Spatial Frequency App 20190067023 - Clevenger; Lawrence A. ; et al.	2019-02-28
Utilizing Multiple Layers To Increase Spatial Frequency App 20190067024 - Clevenger; Lawrence A. ; et al.	2019-02-28
Advanced Interconnect With Air Gap App 20180144926 - Zhang; John H. ; et al.	2018-05-24
Modular fuses and antifuses for integrated circuits Grant 9,905,511 - Zhang , et al. February 27, 2	2018-02-27
Trench structure for high performance interconnection lines of different resistivity and method of making same Grant 9,786,551 - Zhang , et al. October 10, 2	2017-10-10
Forming self-aligned dual patterning mandrel and non-mandrel interconnects Grant 9,659,818 - Clevenger , et al. May 23, 2	2017-05-23
Interconnect structure having large self-aligned vias Grant 9,658,523 - Zhang , et al. May 23, 2	2017-05-23
Interconnect structure having large self-aligned vias Grant 9,659,820 - Zhang , et al. May 23, 2	2017-05-23
Multilayer structure in an integrated circuit for damage prevention and detection and methods of creating the same Grant 9,646,939 - Zhang , et al. May 9, 2	2017-05-09
Technique for fabrication of microelectronic capacitors and resistors Grant 9,633,986 - Zhang , et al. April 25, 2	2017-04-25
Methods of forming vertical transistor devices with self-aligned replacement gate structures Grant 9,530,863 - Zhang , et al. December 27, 2	2016-12-27
Methods of forming vertical transistor devices with self-aligned top source/drain conductive contacts Grant 9,530,866 - Zhang , et al. December 27, 2	2016-12-27
Semiconductor structures with stacked non-planar field effect transistors and methods of forming the structures Grant 9,472,558 - Cheng , et al. October 18, 2	2016-10-18
Technique For Fabrication Of Microelectronic Capacitors And Resistors App 20160293589 - Zhang; John H. ; et al.	2016-10-06
Interconnect Structure Having Large Self-aligned Vias App 20160247722 - Zhang; John H. ; et al.	2016-08-25
Structure and method for effective device width adjustment in finFET devices using gate workfunction shift Grant 9,418,903 - Divakaruni , et al. August 16, 2	2016-08-16
Multilayer Structure In An Integrated Circuit For Damage Prevention And Detection And Methods Of Creating The Same App 20160218070 - Zhang; John H. ; et al.	2016-07-28
Interconnect structure having large self-aligned vias Grant 9,391,020 - Zhang , et al. July 12, 2	2016-07-12
Technique for fabrication of microelectronic capacitors and resistors Grant 9,385,177 - Zhang , et al. July 5, 2	2016-07-05
Vertical Gate All-around Transistor App 20160190312 - ZHANG; John H. ; et al.	2016-06-30
Multilayer structure in an integrated circuit for damage prevention and detection and methods of creating the same Grant 9,337,087 - Zhang , et al. May 10, 2	2016-05-10
Modular Fuses And Antifuses For Integrated Circuits App 20160064326 - Zhang; John H. ; et al.	2016-03-03
Modular fuses and antifuses for integrated circuits Grant 9,240,375 - Zhang , et al. January 19, 2	2016-01-19
Trench interconnect having reduced fringe capacitance Grant 9,214,429 - Zhang , et al. December 15, 2	2015-12-15
Trench Structure For High Performance Interconnection Lines Of Different Resistivity And Method Of Making Same App 20150311113 - Zhang; John Hongguang ; et al.	2015-10-29
Interconnect Structure Having Large Self-aligned Vias App 20150279784 - Zhang; John H. ; et al.	2015-10-01
Interconnect Structure Having Large Self-aligned Vias App 20150279780 - Zhang; John H. ; et al.	2015-10-01
Advanced Interconnect With Air Gap App 20150162277 - Zhang; John H. ; et al.	2015-06-11
Trench Interconnect Having Reduced Fringe Capacitance App 20150162278 - Zhang; John H. ; et al.	2015-06-11
Technique For Fabrication Of Microelectronic Capacitors And Resistors App 20150115401 - Zhang; John H. ; et al.	2015-04-30
Encapsulated metal interconnect Grant 9,018,092 - Zhang , et al. April 28, 2	2015-04-28
Electrostatic discharge devices for integrated circuits Grant 8,970,004 - Zhang , et al. March 3, 2	2015-03-03
Modular Fuses And Antifuses For Integrated Circuits App 20150002213 - Zhang; John H. ; et al.	2015-01-01
System and method of combining damascenes and subtract metal etch for advanced back end of line interconnections Grant 8,900,990 - Zhang , et al. December 2, 2	2014-12-02
Structure and method for interconnect spatial frequency doubling using selective ridges Grant 8,889,506 - Zhang , et al. November 18, 2	2014-11-18
Recessed gate field effect transistor Grant 8,859,350 - Zhang , et al. October 14, 2	2014-10-14
Through silicon via structure for internal chip cooling Grant 8,829,670 - Zhang , et al. September 9, 2	2014-09-09
System And Method Of Combining Damascenes And Subtract Metal Etch For Advanced Back End Of Line Interconnections App 20140183735 - ZHANG; John H. ; et al.	2014-07-03
Electrostatic Discharge Devices For Integrated Circuits App 20140175610 - Zhang; John H. ; et al.	2014-06-26
Recessed Gate Field Effect Transistor App 20140134808 - Zhang; John H. ; et al.	2014-05-15
System And Method Of Novel Mx To Mx-2 App 20140084465 - Zhang; John H. ; et al.	2014-03-27
System And Method Of Novel Encapsulated Multi Metal Branch Foot Structures For Advanced Back End Of Line App 20140084481 - Zhang; John H. ; et al.	2014-03-27
Recessed gate field effect transistor Grant 8,680,577 - Zhang , et al. March 25, 2	2014-03-25
Photovoltaic solar cell device manufacture Grant 8,614,115 - Clevenger , et al. December 24, 2	2013-12-24
Electrically contactable grids manufacture Grant 8,574,950 - Clevenger , et al. November 5, 2	2013-11-05
Semiconductor device using an aluminum interconnect to form through-silicon vias Grant 8,350,359 - Petrarca , et al. January 8, 2	2013-01-08
Recessed Gate Field Effect Transistor App 20120313144 - ZHANG; John H. ; et al.	2012-12-13
Structure and method for MOSFET gate electrode landing pad Grant 8,304,912 - Clevenger , et al. November 6, 2	2012-11-06
Two-dimensional Patterning Employing Self-assembled Material App 20120183743 - Dalton; Timothy J. ; et al.	2012-07-19
Pattern Formation Employing Self-assembled Material App 20120183736 - Black; Charles T. ; et al.	2012-07-19
Pattern formation employing self-assembled material Grant 8,215,074 - Black , et al. July 10, 2	2012-07-10
Two-dimensional patterning employing self-assembled material Grant 8,207,028 - Dalton , et al. June 26, 2	2012-06-26
Pattern Formation Employing Self-assembled Material App 20120138571 - Black; Charles T. ; et al.	2012-06-07
Two-dimensional Patterning Employing Self-assembled Material App 20120129357 - Dalton; Timothy J. ; et al.	2012-05-24
Pseudomorphic Si/SiGe/Si body device with embedded SiGe source/drain Grant 8,168,971 - Chidambarrao , et al. May 1, 2	2012-05-01
High density planar magnetic domain wall memory apparatus Grant 8,023,305 - Gaidis , et al. September 20, 2	2011-09-20
Intelligent wireless power charging system Grant 8,024,012 - Clevenger , et al. September 20, 2	2011-09-20
High density planar magnetic domain wall memory apparatus Grant 8,009,453 - Gaidis , et al. August 30, 2	2011-08-30
Structure and method for mosfet with reduced extension resistance Grant 7,960,237 - Chidambarrao , et al. June 14, 2	2011-06-14
Electrically contactable grids manufacture App 20110100453 - Clevenger; Lawrence A. ; et al.	2011-05-05
Photovoltaic solar cell device manufacture App 20110100443 - Clevenger; Lawrence A. ; et al.	2011-05-05
Modified via bottom structure for reliability enhancement Grant 7,906,428 - Clevenger , et al. March 15, 2	2011-03-15
Interconnect structures with encasing cap and methods of making thereof Grant 7,902,061 - Clevenger , et al. March 8, 2	2011-03-08
Semiconductor Device Using An Aluminum Interconnect To Form Through-Silicon Vias App 20110037143 - Petrarca; Kevin S. ; et al.	2011-02-17
Semiconductor integrated circuit devices having high-Q wafer back-side capacitors Grant 7,851,321 - Clevenger , et al. December 14, 2	2010-12-14
Structure for stochastic integrated circuit personalization Grant 7,838,873 - Clevenger , et al. November 23, 2	2010-11-23
Method for forming slot via bitline for MRAM devices Grant 7,825,420 - Gaidis , et al. November 2, 2	2010-11-02
SOI field effect transistor with a back gate for modulating a floating body Grant 7,772,649 - Cheng , et al. August 10, 2	2010-08-10
Epitaxial imprinting Grant 7,732,865 - Furukawa , et al. June 8, 2	2010-06-08
Pseudomorphic Si/SiGe/Si body device with embedded SiGe source/drain Grant 7,691,698 - Chidambarrao , et al. April 6, 2	2010-04-06
Field effect transistors (FETS) with inverted source/drain metallic contacts, and method of fabrication same Grant 7,659,160 - Belyansky , et al. February 9, 2	2010-02-09
Method of fabricating a microelectromechanical system (MEMS) switch Grant 7,657,995 - Hsu , et al. February 9, 2	2010-02-09
Structure and method for MOSFET with reduced extension resistance Grant 7,655,972 - Chidambarrao , et al. February 2, 2	2010-02-02
Electrical programmable metal resistor Grant 7,651,892 - Yang , et al. January 26, 2	2010-01-26
Field effect transistors (FETS) with inverted source/drain metallic contacts, and method of fabricating same Grant 7,648,871 - Belyansky , et al. January 19, 2	2010-01-19
Method and structure for forming slot via bitline for MRAM devices Grant 7,635,884 - Gaidis , et al. December 22, 2	2009-12-22
Intelligent Wireless Power Charging System App 20090312046 - Clevenger; Lawrence ; et al.	2009-12-17
Method For Forming Slot Via Bitline For Mram Devices App 20090302405 - Gaidis; Michael C. ; et al.	2009-12-10
Soi Field Effect Transistor With A Back Gate For Modulating A Floating Body App 20090212362 - Cheng; Kangguo ; et al.	2009-08-27
Method Of Forming A Bottle-shaped Trench By Ion Implantation App 20090170331 - Cheng; Kangguo ; et al.	2009-07-02
Structure and method for stochastic integrated circuit personalization Grant 7,544,578 - Clevenger , et al. June 9, 2	2009-06-09
Semiconductor integrated circuit devices having high-Q wafer backside inductors and methods of fabricating same Grant 7,531,407 - Clevenger , et al. May 12, 2	2009-05-12
Self-assembled Material Pattern Transfer Contrast Enhancement App 20090117360 - Clevenger; Lawrence A. ; et al.	2009-05-07
Structure and method for MOSFET gate electrode landing pad Grant 7,528,065 - Clevenger , et al. May 5, 2	2009-05-05
Semiconductor Integrated Circuit Devices Having High-Q Wafer Back-Side Capacitors App 20090111235 - Clevenger; Lawrence ; et al.	2009-04-30
Method of forming high density planar magnetic domain wall memory Grant 7,514,271 - Gaidis , et al. April 7, 2	2009-04-07
Folded node trench capacitor Grant 7,504,299 - Dyer , et al. March 17, 2	2009-03-17
Semiconductor integrated circuit devices having high-Q wafer back-side capacitors Grant 7,473,979 - Clevenger , et al. January 6, 2	2009-01-06
Interconnect Structures With Encasing Cap And Methods Of Making Thereof App 20080318415 - Wong; Kwong Hon ; et al.	2008-12-25
Structure For Stochastic Integrated Circuit Personalization App 20080308801 - Clevenger; Lawrence A. ; et al.	2008-12-18
Redundancy structure and method for high-speed serial link Grant 7,447,273 - Hsu , et al. November 4, 2	2008-11-04
Structure And Method For Mosfet With Reduced Extension Resistance App 20080261369 - Chidambarrao; Dureseti ; et al.	2008-10-23
Folded Node Trench Capacitor App 20080246069 - Dyer; Thomas W. ; et al.	2008-10-09
High Density Planar Magnetic Domain Wall Memory Apparatus App 20080239785 - Gaidis; Michael C. ; et al.	2008-10-02
High Density Planar Magnetic Domain Wall Memory Apparatus And Method Of Forming The Same App 20080243972 - Gaidis; Michael C. ; et al.	2008-10-02
High Density Planar Magnetic Domain Wall Memory Apparatus App 20080239784 - Gaidis; Michael C. ; et al.	2008-10-02
Modified Via Bottom Structure For Reliability Enhancement App 20080220608 - Clevenger; Lawrence A. ; et al.	2008-09-11
Single exposure of mask levels having a lines and spaces array using alternating phase-shift mask Grant 7,413,833 - Butt , et al. August 19, 2	2008-08-19
Pseudomorphic Si/sige/si Body Device With Embedded Sige Source/drain App 20080179680 - CHIDAMBARRAO; Dureseti ; et al.	2008-07-31
Structure and Method for Mosfet Gate Electrode Landing Pad App 20080164525 - Clevenger; Lawrence A. ; et al.	2008-07-10
Structure And Method For Stochastic Integrated Circuit Personalization App 20080157314 - Clevenger; Lawrence A. ; et al.	2008-07-03
Method For Chip To Package Interconnect App 20080160752 - Clevenger; Lawrence ; et al.	2008-07-03
Electrical Programmable Metal Resistor App 20080132058 - Yang; Chih-Chao ; et al.	2008-06-05
Interconnect structures and methods of making thereof Grant 7,365,001 - Yang , et al. April 29, 2	2008-04-29
Structure and method of fabricating a hinge type MEMS switch Grant 7,348,870 - Hsu , et al. March 25, 2	2008-03-25
Field Effect Transistors (fets) With Inverted Source/drain Metallic Contacts, And Method Of Fabricating Same App 20080042174 - Belyansky; Michael P. ; et al.	2008-02-21
Semiconductor integrated circuit devices having high-Q wafer backside inductors and methods of fabricating same App 20080020488 - Clevenger; Lawrence ; et al.	2008-01-24
Structure And Method Of Fabricating A Hinge Type Mems Switch App 20080014663 - Hsu; Louis ; et al.	2008-01-17
Semiconductor integrated circuit devices having high-Q wafer back-side capacitors App 20070278619 - Clevenger; Lawrence ; et al.	2007-12-06
Modified Via Bottom Structure For Reliability Enhancement App 20070281469 - Clevenger; Lawrence A. ; et al.	2007-12-06
Modified via bottom structure for reliability enhancement Grant 7,282,802 - Clevenger , et al. October 16, 2	2007-10-16
Pseudomorphic Si/SiGe/Si body device with embedded SiGe source/drain App 20070196987 - Chidambarrao; Dureseti ; et al.	2007-08-23
Structure and method for MOSFET gate electrode landing pad App 20070164357 - Clevenger; Lawrence A. ; et al.	2007-07-19
Epitaxial Imprinting App 20070145373 - Furukawa; Toshiharu ; et al.	2007-06-28
Structure And Method For Mosfet With Reduced Extension Resistance App 20070114611 - Chidambarrao; Dureseti ; et al.	2007-05-24
Epitaxial imprinting Grant 7,217,629 - Furukawa , et al. May 15, 2	2007-05-15
Field Effect Transistors (fets) With Inverted Source/drain Metallic Contacts, And Method Of Fabricating Same App 20070092990 - Belyansky; Michael P. ; et al.	2007-04-26
Interconnect structures with encasing cap and methods of making thereof App 20070054489 - Wong; Kwong Hon ; et al.	2007-03-08
Method and structure for forming slot via bitline for MRAM devices App 20070023806 - Gaidis; Michael C. ; et al.	2007-02-01
Epitaxial imprinting App 20070013001 - Furukawa; Toshiharu ; et al.	2007-01-18
Electrical Programmable Metal Resistor App 20060249846 - Yang; Chih-Chao ; et al.	2006-11-09
Electrical programmable metal resistor Grant 7,122,898 - Yang , et al. October 17, 2	2006-10-17
Deep trench capacitor with buried plate electrode and isolation collar Grant 7,122,437 - Dyer , et al. October 17, 2	2006-10-17
Nano-scaled gate structure with self-interconnect capabilities Grant 7,115,921 - Clevenger , et al. October 3, 2	2006-10-03
Method for adjusting capacitance of an on-chip capacitor Grant 7,092,235 - Clevenger , et al. August 15, 2	2006-08-15
Interconnect structures with encasing cap and methods of making thereof App 20060160349 - Wong; Kwong Hon ; et al.	2006-07-20
Structure And Method Of Fabricating A Hinge Type Mems Switch App 20060145792 - Hsu; Louis C. ; et al.	2006-07-06
Modified via bottom structure for reliability enhancement App 20060081986 - Clevenger; Lawrence A. ; et al.	2006-04-20
Nano-scaled gate structure with self-interconnect capabilities App 20060043435 - Clevenger; Lawrence A. ; et al.	2006-03-02
Single exposure of mask levels having a lines and spaces array using alternating phase-shift mask App 20050255387 - Butt, Shahid ; et al.	2005-11-17
Redundancy Structure And Method For High-speed Serial Link App 20050180521 - Hsu, Louis L. ; et al.	2005-08-18
Gate structure with independently tailored vertical doping profile Grant 6,911,384 - Dokumaci , et al. June 28, 2	2005-06-28
Interconnect structures and methods of making thereof App 20050127511 - Yang, Chih-Chao ; et al.	2005-06-16
Method for adjusting capacitance of an on-chip capacitor App 20050128682 - Clevenger, Lawrence A. ; et al.	2005-06-16
Partial inter-locking metal contact structure for semiconductor devices and method of manufacture App 20050112957 - Yang, Chih-Chao ; et al.	2005-05-26
Methods and apparatus for providing an antifuse function Grant 6,882,027 - Brintzinger , et al. April 19, 2	2005-04-19
Method For Adjusting Capacitance Of An On-chip Capacitor App 20050070127 - Clevenger, Lawrence A. ; et al.	2005-03-31
Method for adjusting capacitance of an on-chip capacitor Grant 6,869,895 - Clevenger , et al. March 22, 2	2005-03-22
Methods and apparatus for providing an antifuse function App 20040238919 - Brintzinger, Axel ; et al.	2004-12-02
Field-shield-trench isolation for gigabit DRAMs Grant 6,762,447 - Mandelman , et al. July 13, 2	2004-07-13
Gate Structure With Independently Tailored Vertical Doping Profile App 20040106274 - Dokumaci, Omer ; et al.	2004-06-03
Embedded vertical DRAM arrays with silicided bitline and polysilicon interconnect Grant 6,727,539 - Divakaruni , et al. April 27, 2	2004-04-27
Gate structure with independently tailored vertical doping profile Grant 6,686,637 - Dokumaci , et al. February 3, 2	2004-02-03
Semiconductor device utilizing alignment marks for globally aligning the front and back sides of a semiconductor substrate Grant 6,617,702 - Hsu , et al. September 9, 2	2003-09-09
Electrically blowable fuse with reduced cross-sectional area Grant 6,573,585 - Arndt , et al. June 3, 2	2003-06-03
Integrated chip having SRAM, DRAM and flash memory and method for fabricating the same Grant 6,556,477 - Hsu , et al. April 29, 2	2003-04-29
Embedded vertical dram arrays with silicided bitline and polysilicon interconnect App 20030003651 - Divakaruni, Ramachandra ; et al.	2003-01-02
Integrated chip having SRAM, DRAM and Flash memory and method for fabricating the same App 20020172074 - Hsu, Louis L. ; et al.	2002-11-21
Flash memory structure having double celled elements and method for fabricating the same App 20020171101 - Hsu, Louis L. ; et al.	2002-11-21
Structure and method of fabricating embedded vertical DRAM arrays with silicided bitline and polysilicon interconnect Grant 6,429,068 - Divakaruni , et al. August 6, 2	2002-08-06
Method and apparatus for globally aligning the front and back sides of a substrate App 20020096359 - Hsu, Louis L. ; et al.	2002-07-25
Integrated circuit using damascene gate structure Grant 6,388,294 - Radens , et al. May 14, 2	2002-05-14
Method for fabricating a trench capacitor Grant 6,265,279 - Radens , et al. July 24, 2	2001-07-24
Low resistance fill for deep trench capacitor Grant 6,258,689 - Bronner , et al. July 10, 2	2001-07-10
Dynamic random access memory Grant 6,255,683 - Radens , et al. July 3, 2	2001-07-03
Electrically blowable fuse with reduced cross-sectional area App 20010004549 - Arndt, Kenneth C. ; et al.	2001-06-21
Electrically blowable fuse with reduced cross-sectional area App 20010002721 - Arndt, Kenneth C. ; et al.	2001-06-07
Method of fabricating an integrated circuit of logic and memory using damascene gate structure Grant 6,194,301 - Radens , et al. February 27, 2	2001-02-27
Method for fabricating dual workfunction devices on a semiconductor substrate using counter-doping and gapfill Grant 6,190,979 - Radens , et al. February 20, 2	2001-02-20
Buffer layer for improving control of layer thickness Grant 6,013,937 - Beintner , et al. January 11, 2	2000-01-11

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.