loadpatents
name:-0.13555002212524
name:-0.11523008346558
name:-0.012688875198364
Majumdar; Amlan Patent Filings

Majumdar; Amlan

Patent Applications and Registrations

Patent applications and USPTO patent grants for Majumdar; Amlan.The latest application filed is for "method for fabricating transistor with thinned channel".

Company Profile
11.146.163
  • Majumdar; Amlan - Portland OR
  • Majumdar; Amlan - Yorktown Heights NY
  • Majumdar; Amlan - White Plains NY
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Method For Fabricating Transistor With Thinned Channel
App 20210135007 - Brask; Justin K. ;   et al.
2021-05-06
Device isolation using preferential oxidation of the bulk substrate
Grant 10,978,562 - Basu , et al. April 13, 2
2021-04-13
III-V transistor device with self-aligned doped bottom barrier
Grant 10,937,871 - Cheng , et al. March 2, 2
2021-03-02
Method for fabricating transistor with thinned channel
Grant 10,937,907 - Brask , et al. March 2, 2
2021-03-02
Device Isolation Using Preferential Oxidation Of The Bulk Substrate
App 20200144375 - Basu; Anirban ;   et al.
2020-05-07
Device isolation using preferential oxidation of the bulk substrate
Grant 10,559,666 - Basu , et al. Feb
2020-02-11
Method For Fabricating Transistor With Thinned Channel
App 20190371940 - Brask; Justin K. ;   et al.
2019-12-05
Method for fabricating transistor with thinned channel
Grant 10,367,093 - Brask , et al. July 30, 2
2019-07-30
Hybrid III-V technology to support multiple supply voltages and off state currents on same chip
Grant 10,366,892 - Chang , et al. July 30, 2
2019-07-30
Device Isolation Using Preferential Oxidation Of The Bulk Substrate
App 20190165109 - Basu; Anirban ;   et al.
2019-05-30
Device isolation using preferential oxidation of the bulk substrate
Grant 10,249,719 - Basu , et al.
2019-04-02
Device isolation using preferential oxidation of the bulk substrate
Grant 10,243,050 - Basu , et al.
2019-03-26
Extreme high mobility CMOS logic
Grant 10,141,437 - Datta , et al. Nov
2018-11-27
III-V field effect transistor on a dielectric layer
Grant 10,014,377 - Cheng , et al. July 3, 2
2018-07-03
Hybrid III-V Technology to Support Multiple Supply Voltages and Off State Currents on Same Chip
App 20180174844 - Chang; Josephine B. ;   et al.
2018-06-21
Iii-v Transistor Device With Self-aligned Doped Bottom Barrier
App 20180151674 - Cheng; Cheng-Wei ;   et al.
2018-05-31
Fabrication process for mitigating external resistance of a multigate device
Grant 9,985,113 - Basu , et al. May 29, 2
2018-05-29
Device Isolation Using Preferential Oxidation Of The Bulk Substrate
App 20180130885 - Basu; Anirban ;   et al.
2018-05-10
Device Isolation Using Preferential Oxidation Of The Bulk Substrate
App 20180130884 - Basu; Anirban ;   et al.
2018-05-10
III-V transistor device with self-aligned doped bottom barrier
Grant 9,941,363 - Cheng , et al. April 10, 2
2018-04-10
Hybrid III-V technology to support multiple supply voltages and off state currents on same chip
Grant 9,922,830 - Chang , et al. March 20, 2
2018-03-20
Method For Fabricating Transistor With Thinned Channel
App 20180047846 - Brask; Justin K. ;   et al.
2018-02-15
Planar III-V field effect transistor (FET) on dielectric layer
Grant 9,882,021 - Cheng , et al. January 30, 2
2018-01-30
Device isolation using preferential oxidation of the bulk substrate
Grant 9,865,688 - Basu , et al. January 9, 2
2018-01-09
Method for fabricating transistor with thinned channel
Grant 9,806,195 - Brask , et al. October 31, 2
2017-10-31
Extreme High Mobility Cmos Logic
App 20170309734 - DATTA; Suman ;   et al.
2017-10-26
Asymmetric III-V MOSFET on silicon substrate
Grant 9,773,903 - Cheng , et al. September 26, 2
2017-09-26
Semiconductor device structures and methods of forming semiconductor structures
Grant 9,761,724 - Brask , et al. September 12, 2
2017-09-12
III-V MOSFET with strained channel and semi-insulating bottom barrier
Grant 9,748,357 - Basu , et al. August 29, 2
2017-08-29
Structure and method for CMP-free III-V isolation
Grant 9,711,648 - Leobandung , et al. July 18, 2
2017-07-18
III-V field effect transistor on a dielectric layer
Grant 9,704,958 - Cheng , et al. July 11, 2
2017-07-11
Extreme high mobility CMOS logic
Grant 9,691,856 - Datta , et al. June 27, 2
2017-06-27
Iii-v Field Effect Transistor On A Dielectric Layer
App 20170179237 - CHENG; CHENG-WEI ;   et al.
2017-06-22
Iii-v Transistor Device With Self-aligned Doped Bottom Barrier
App 20170179288 - Cheng; Cheng-Wei ;   et al.
2017-06-22
Iii-v Transistor Device With Doped Bottom Barrier
App 20170179232 - Cheng; Cheng-Wei ;   et al.
2017-06-22
Iii-v Field Effect Transistor On A Dielectric Layer
App 20170179238 - CHENG; CHENG-WEI ;   et al.
2017-06-22
III-V semiconductor device having self-aligned contacts
Grant 9,666,684 - Basu , et al. May 30, 2
2017-05-30
Fabrication Process For Mitigating External Resistance Of A Multigate Device
App 20170148896 - BASU; ANIRBAN ;   et al.
2017-05-25
Fabrication process for mitigating external resistance of a multigate device
Grant 9,653,606 - Basu , et al. May 16, 2
2017-05-16
Asymmetric Iii-v Mosfet On Silicon Substrate
App 20170092763 - Cheng; Cheng-Wei ;   et al.
2017-03-30
Reducing direct source-to-drain tunneling in field effect transistors with low effective mass channels
Grant 9,564,514 - Basu , et al. February 7, 2
2017-02-07
Asymmetric III-V MOSFET on silicon substrate
Grant 9,553,166 - Cheng , et al. January 24, 2
2017-01-24
III-V MOSFETs with halo-doped bottom barrier layer
Grant 9,530,860 - Kerber , et al. December 27, 2
2016-12-27
III-V field effect transistor (FET) with reduced short channel leakage, integrated circuit (IC) chip and method of manufacture
Grant 9,515,165 - Cheng , et al. December 6, 2
2016-12-06
Multiple via structure and method
Grant 9,508,640 - Cheng , et al. November 29, 2
2016-11-29
Iii-v Mosfet With Strained Channel And Semi-insulating Bottom Barrier
App 20160343826 - Basu; Anirban ;   et al.
2016-11-24
Fin field effect transistor including self-aligned raised active regions
Grant 9,502,562 - Basu , et al. November 22, 2
2016-11-22
Graded buffer epitaxy in aspect ratio trapping
Grant 9,496,347 - Cheng , et al. November 15, 2
2016-11-15
Fabrication process for mitigating external resistance of a multigate device
Grant 9,484,463 - Basu , et al. November 1, 2
2016-11-01
Fabrication Of Channel Wraparound Gate Structure For Field-effect Transistor
App 20160308014 - Radosavljevic; Marko ;   et al.
2016-10-20
III-V MOSFET with strained channel and semi-insulating bottom barrier
Grant 9,472,667 - Basu , et al. October 18, 2
2016-10-18
III-V nanowire FET with compositionally-graded channel and wide-bandgap core
Grant 9,472,658 - Basu , et al. October 18, 2
2016-10-18
Semiconductor Device Structures And Methods Of Forming Semiconductor Structures
App 20160293765 - Brask; Justin K. ;   et al.
2016-10-06
Multiple V.sub.T in III-V FETs
Grant 9,437,613 - Chang , et al. September 6, 2
2016-09-06
Low interfacial defect field effect transistor
Grant 9,431,494 - Basu , et al. August 30, 2
2016-08-30
Vertical field effect transistors with controlled overlap between gate electrode and source/drain contacts
Grant 9,397,226 - Basu , et al. July 19, 2
2016-07-19
Iii-v Mosfet With Strained Channel And Semi-insulating Bottom Barrier
App 20160204253 - Basu; Anirban ;   et al.
2016-07-14
Method For Fabricating Transistor With Thinned Channel
App 20160197185 - Brask; Justin K. ;   et al.
2016-07-07
Iii-v Nanowire Fet With Compositionally-graded Channel And Wide-bandgap Core
App 20160197154 - Basu; Anirban ;   et al.
2016-07-07
Static Memory Cell With Tfet Storage Elements
App 20160196867 - Chang; Leland ;   et al.
2016-07-07
Semiconductor device structures and methods of forming semiconductor structures
Grant 9,385,180 - Brask , et al. July 5, 2
2016-07-05
III-V MOSFETS With Halo-Doped Bottom Barrier Layer
App 20160181394 - Kerber; Pranita ;   et al.
2016-06-23
Multiple VT in III-V FETS
App 20160181277 - Chang; Josephine B. ;   et al.
2016-06-23
Nanowire Field Effect Transistor With Inner And Outer Gates
App 20160172441 - Basu; Anirban ;   et al.
2016-06-16
Planar Iii-v Field Effect Transistor (fet) On Dielectric Layer
App 20160172465 - Cheng; Cheng-Wei ;   et al.
2016-06-16
Nanowire field effect transistor with inner and outer gates
Grant 9,368,574 - Basu , et al. June 14, 2
2016-06-14
Vertical Field Effect Transistors With Controlled Overlap Between Gate Electrode And Source/drain Contacts
App 20160149054 - Basu; Anirban ;   et al.
2016-05-26
Reducing Direct Source-to-drain Tunneling In Field Effect Transistors With Low Effective Mass Channels
App 20160149020 - Basu; Anirban ;   et al.
2016-05-26
Reducing Direct Source-to-drain Tunneling In Field Effect Transistors With Low Effective Mass Channels
App 20160149050 - Basu; Anirban ;   et al.
2016-05-26
Reducing Direct Source-to-drain Tunneling In Field Effect Transistors With Low Effective Mass Channels
App 20160148993 - Basu; Anirban ;   et al.
2016-05-26
Nanowire floating gate transistor
Grant 9,343,142 - Bangsaruntip , et al. May 17, 2
2016-05-17
Fabrication Process For Mitigating External Resistance Of A Multigate Device
App 20160133750 - BASU; ANIRBAN ;   et al.
2016-05-12
Reducing direct source-to-drain tunneling in field effect transistors with low effective mass channels
Grant 9,337,255 - Basu , et al. May 10, 2
2016-05-10
Reducing direct source-to-drain tunneling in field effect transistors with low effective mass channels
Grant 9,337,309 - Basu , et al. May 10, 2
2016-05-10
Method for fabricating transistor with thinned channel
Grant 9,337,307 - Brask , et al. May 10, 2
2016-05-10
III-V semiconductor device having self-aligned contacts
Grant 9,324,853 - Basu , et al. April 26, 2
2016-04-26
Suspended Body Field Effect Transistor
App 20160099329 - Basu; Anirban ;   et al.
2016-04-07
Multiple V.sub.T in III-V FETs
Grant 9,299,615 - Chang , et al. March 29, 2
2016-03-29
Fin Field Effect Transistor Including Self-aligned Raised Active Regions
App 20160079421 - Basu; Anirban ;   et al.
2016-03-17
Vertical field effect transistors with controlled overlap between gate electrode and source/drain contacts
Grant 9,287,362 - Basu , et al. March 15, 2
2016-03-15
Planar III-V field effect transistor (FET) on dielectric layer
Grant 9,287,115 - Cheng , et al. March 15, 2
2016-03-15
III-V nanowire FET with compositionally-graded channel and wide-bandgap core
Grant 9,287,360 - Basu , et al. March 15, 2
2016-03-15
Nanowire field effect transistor with inner and outer gates
Grant 9,263,260 - Basu , et al. February 16, 2
2016-02-16
Suspended body field effect transistor
Grant 9,224,866 - Basu , et al. December 29, 2
2015-12-29
Fin field effect transistor including self-aligned raised active regions
Grant 9,196,711 - Basu , et al. November 24, 2
2015-11-24
Iii-v Semiconductor Device Having Self-aligned Contacts
App 20150325650 - Basu; Anirban ;   et al.
2015-11-12
Method for fabricating MOSFET on silicon-on-insulator with internal body contact
Grant 9,178,061 - Cai , et al. November 3, 2
2015-11-03
Low Interfacial Defect Field Effect Transistor
App 20150311302 - Basu; Anirban ;   et al.
2015-10-29
III-V semiconductor device having self-aligned contacts
Grant 9,159,822 - Basu , et al. October 13, 2
2015-10-13
Hybrid III-V Technology to Support Multiple Supply Voltages and Off State Currents on Same Chip
App 20150287600 - Chang; Josephine B. ;   et al.
2015-10-08
Planar Iii-v Field Effect Transistor (fet) On Dielectric Layer
App 20150262818 - Cheng; Cheng-Wei ;   et al.
2015-09-17
Device Isolation Using Preferential Oxidation Of The Bulk Substrate
App 20150263102 - Basu; Anirban ;   et al.
2015-09-17
Fabrication process for mitigating external resistance and interface state density in a multigate device
Grant 9,136,357 - Basu , et al. September 15, 2
2015-09-15
Fin Field Effect Transistor Including Self-aligned Raised Active Regions
App 20150255570 - Basu; Anirban ;   et al.
2015-09-10
Fabrication Process For Mitigating External Resistance And Interface State Density In A Multigate Device
App 20150255568 - BASU; ANIRBAN ;   et al.
2015-09-10
Complementary Metal-oxide-semiconductor Structure With Iii-v And Silicon Germanium Transistors On Insulator
App 20150255460 - Cheng; Cheng-wei ;   et al.
2015-09-10
Fabrication Process For Mitigating External Resistance Of A Multigate Device
App 20150255567 - Basu; Anirban ;   et al.
2015-09-10
Complementary metal-oxide-semiconductor structure with III-V and silicon germanium transistors on insulator
Grant 9,123,569 - Cheng , et al. September 1, 2
2015-09-01
Iii-v Semiconductor Device Having Self-aligned Contacts
App 20150243773 - Basu; Anirban ;   et al.
2015-08-27
Nanowire PIN tunnel field effect devices
Grant 9,105,482 - Bangsaruntip , et al. August 11, 2
2015-08-11
Low interfacial defect field effect transistor
Grant 9,070,770 - Basu , et al. June 30, 2
2015-06-30
III-V FET device with overlapped extension regions using gate last
Grant 9,064,946 - Majumdar , et al. June 23, 2
2015-06-23
Nanowire capacitor for bidirectional operation
Grant 9,064,942 - Bangsaruntip , et al. June 23, 2
2015-06-23
Stressed source/drain CMOS and method of forming same
Grant 9,059,318 - Majumdar , et al. June 16, 2
2015-06-16
III-V device with overlapped extension regions using replacement gate
Grant 9,059,267 - Majumdar , et al. June 16, 2
2015-06-16
III-V FET Device with Overlapped Extension Regions Using Gate Last
App 20150162426 - Majumdar; Amlan ;   et al.
2015-06-11
III-V Device with Overlapped Extension Regions Using Replacement Gate
App 20150162425 - Majumdar; Amlan ;   et al.
2015-06-11
Narrow body field-effect transistor structures with free-standing extension regions
Grant 9,048,258 - Chang , et al. June 2, 2
2015-06-02
III-V FET device with overlapped extension regions using gate last
Grant 9,041,060 - Majumdar , et al. May 26, 2
2015-05-26
III-V device with overlapped extension regions using replacement gate
Grant 9,041,061 - Majumdar , et al. May 26, 2
2015-05-26
Nanowire capacitor for bidirectional operation
Grant 9,035,383 - Bangsaruntip , et al. May 19, 2
2015-05-19
Semiconductor Device Structures And Methods Of Forming Semiconductor Structures
App 20150102429 - Brask; Justin K. ;   et al.
2015-04-16
Suspended Body Field Effect Transistor
App 20150060997 - Basu; Anirban ;   et al.
2015-03-05
Low Interfacial Defect Field Effect Transistor
App 20150061013 - Basu; Anirban ;   et al.
2015-03-05
Wire-last integration method and structure for III-V nanowire devices
Grant 8,969,145 - Chang , et al. March 3, 2
2015-03-03
TFET with nanowire source
Grant 8,946,680 - Bangsaruntip , et al. February 3, 2
2015-02-03
III-V Device with Overlapped Extension Regions Using Replacement Gate
App 20150028388 - Majumdar; Amlan ;   et al.
2015-01-29
III-V FET Device with Overlapped Extension Regions Using Gate Last
App 20150028387 - Majumdar; Amlan ;   et al.
2015-01-29
Iii-v Semiconductor Device Having Self-aligned Contacts
App 20150021662 - Basu; Anirban ;   et al.
2015-01-22
III-V finFETs on silicon substrate
Grant 8,937,299 - Basu , et al. January 20, 2
2015-01-20
Multiple Via Structure And Method
App 20150014778 - Cheng; Cheng-Wei ;   et al.
2015-01-15
Semiconductor device structures and methods of forming semiconductor structures
Grant 8,933,458 - Brask , et al. January 13, 2
2015-01-13
Narrow body field-effect transistor structures with free-standing extension regions
Grant 8,884,370 - Chang , et al. November 11, 2
2014-11-11
Low cost fabrication of double box back gate silicon-on-insulator wafers with subsequent self aligned shallow trench isolation
Grant 8,877,606 - Dennard , et al. November 4, 2
2014-11-04
Iii-v Finfets On Silicon Substrate
App 20140264446 - BASU; ANIRBAN ;   et al.
2014-09-18
Iii-v Finfets On Silicon Substrate
App 20140264607 - Basu; Anirban ;   et al.
2014-09-18
Generation Of Multiple Diameter Nanowire Field Effect Transistors
App 20140239254 - Bangsaruntip; Sarunya ;   et al.
2014-08-28
TFET with Nanowire Source
App 20140239258 - Bangsaruntip; Sarunya ;   et al.
2014-08-28
Fabrication of a vertical heterojunction tunnel-FET
Grant 8,796,735 - Lauer , et al. August 5, 2
2014-08-05
Nanowire Capacitor for Bidirectional Operation
App 20140209854 - Bangsaruntip; Sarunya ;   et al.
2014-07-31
Nanowire Capacitor for Bidirectional Operation
App 20140209864 - Bangsaruntip; Sarunya ;   et al.
2014-07-31
Wire-Last Integration Method and Structure for III-V Nanowire Devices
App 20140203238 - Chang; Josephine B. ;   et al.
2014-07-24
Wire-Last Integration Method and Structure for III-V Nanowire Devices
App 20140203290 - Chang; Josephine B. ;   et al.
2014-07-24
Embedded DRAM integrated circuits with extremely thin silicon-on-insulator pass transistors
Grant 8,766,410 - Cai , et al. July 1, 2
2014-07-01
Fin Field Effect Transistors Including Complimentarily Stressed Channels
App 20140151756 - Chang; Josephine B. ;   et al.
2014-06-05
Substrate-templated Epitaxial Source/drain Contact Structures
App 20140151757 - Basu; Anirban ;   et al.
2014-06-05
Hybrid Nanomesh Structures
App 20140151638 - Chang; Josephine B. ;   et al.
2014-06-05
Nanowire tunnel field effect transistors
Grant 8,723,162 - Bangsaruntip , et al. May 13, 2
2014-05-13
Nanowire pin tunnel field effect devices
Grant 8,722,492 - Bangsaruntip , et al. May 13, 2
2014-05-13
Semiconductor device having localized extremely thin silicon on insulator channel region
Grant 8,685,847 - Majumdar , et al. April 1, 2
2014-04-01
Semiconductor structure having NFET extension last implants
Grant 8,673,699 - Adam , et al. March 18, 2
2014-03-18
Nanowire field effect transistors
Grant 8,648,330 - Bangsaruntip , et al. February 11, 2
2014-02-11
Semiconductor Device Structures And Methods Of Forming Semiconductor Structures
App 20140035009 - Brask; Justin K. ;   et al.
2014-02-06
Semiconductor Structure Having Nfet Extension Last Implants
App 20140024181 - Adam; Thomas N. ;   et al.
2014-01-23
Stressed source/drain CMOS and method for forming same
Grant 8,603,894 - Majumdar , et al. December 10, 2
2013-12-10
Semiconductor Wire-array Varactor Structures
App 20130313683 - Gunawan; Oki ;   et al.
2013-11-28
Semiconductor Wire-array Varactor Structures
App 20130316512 - Gunawan; Oki ;   et al.
2013-11-28
Semiconductor device structures and methods of forming semiconductor structures
Grant 8,581,258 - Brask , et al. November 12, 2
2013-11-12
Narrow Body Field-effect Transistor Structures With Free-standing Extension Regions
App 20130285126 - Chang; Josephine B. ;   et al.
2013-10-31
CMOS WITH SiGe CHANNEL PFETs AND METHOD OF FABRICATION
App 20130285117 - Majumdar; Amlan ;   et al.
2013-10-31
CMOS WITH SiGe CHANNEL PFETs AND METHOD OF FABRICATION
App 20130285118 - Majumdar; Amlan ;   et al.
2013-10-31
Narrow Body Field-effect Transistor Structures With Free-standing Extension Regions
App 20130285142 - Chang; Josephine B. ;   et al.
2013-10-31
Nanowire field effect transistors
Grant 8,558,219 - Bangsaruntip , et al. October 15, 2
2013-10-15
Low series resistance transistor structure on silicon on insulator layer
Grant 8,551,872 - Chen , et al. October 8, 2
2013-10-08
Semiconductor structure having NFET extension last implants
Grant 8,546,203 - Cheng , et al. October 1, 2
2013-10-01
Replacement spacer for tunnel FETS
Grant 8,530,932 - Chang , et al. September 10, 2
2013-09-10
Nanowire circuits in matched devices
Grant 8,520,430 - Bangsaruntip , et al. August 27, 2
2013-08-27
Nanowire Field Effect Transistors
App 20130178019 - Bangsaruntip; Sarunya ;   et al.
2013-07-11
Nanowire Floating Gate Transistor
App 20130175597 - Bangsaruntip; Sarunya ;   et al.
2013-07-11
Nanowire Field Effect Transistors
App 20130175502 - Bangsaruntip; Sarunya ;   et al.
2013-07-11
Low Series Resistance Transistor Structure On Silicon On Insulator Layer
App 20130175625 - Cheng; Kangguo ;   et al.
2013-07-11
Generation of multiple diameter nanowire field effect transistors
Grant 8,445,337 - Bangsaruntip , et al. May 21, 2
2013-05-21
Method to form low series resistance transistor devices on silicon on insulator layer
Grant 8,440,552 - Chen , et al. May 14, 2
2013-05-14
Semiconductor device with high K dielectric control terminal spacer structure
Grant 8,349,684 - Cai , et al. January 8, 2
2013-01-08
TFET with nanowire source
Grant 8,343,815 - Bangsaruntip , et al. January 1, 2
2013-01-01
Method for fabricating super-steep retrograde well MOSFET on SOI or bulk silicon substrate, and device fabricated in accordance with the method
Grant 8,329,564 - Cai , et al. December 11, 2
2012-12-11
Method For Fabricating Mosfet On Silicon-on-insulator With Internal Body Contact
App 20120309137 - CAI; Jin ;   et al.
2012-12-06
Nanowire tunnel field effect transistors
Grant 8,324,030 - Bangsaruntip , et al. December 4, 2
2012-12-04
Nanowire circuits in matched devices
Grant 8,324,940 - Bangsaruntip , et al. December 4, 2
2012-12-04
Thin Body Silicon-on-insulator Transistor With Borderless Self-aligned Contacts
App 20120299101 - BABICH; Katherina E. ;   et al.
2012-11-29
Method for fabricating super-steep retrograde well MOSFET on SOI or bulk silicon substrate, and device fabricated in accordance with the method
Grant 8,314,463 - Cai , et al. November 20, 2
2012-11-20
Nanowire Pin Tunnel Field Effect Devices
App 20120286242 - Bangsaruntip; Sarunya ;   et al.
2012-11-15
Nanowire Circuits in Matched Devices
App 20120280206 - Bangsaruntip; Sarunya ;   et al.
2012-11-08
Nanowire Tunnel Field Effect Transistors
App 20120273761 - Bangsaruntip; Sarunya ;   et al.
2012-11-01
Stressed Source/Drain CMOS and Method for Forming Same
App 20120252175 - Majumdar; Amlan ;   et al.
2012-10-04
Mechanism for forming a remote delta doping layer of a quantum well structure
Grant 8,264,004 - Jin , et al. September 11, 2
2012-09-11
Fabrication of a vertical heterojunction tunnel-FET
Grant 8,258,031 - Lauer , et al. September 4, 2
2012-09-04
Fabrication Of A Vertical Heterojunction Tunnel-fet
App 20120193678 - Lauer; Isaac ;   et al.
2012-08-02
Low cost fabrication of double box back gate silicon-on-insulator wafers with built-in shallow trench isolation in back gate layer
Grant 8,227,865 - Dennard , et al. July 24, 2
2012-07-24
Replacement Spacer For Tunnel Fets
App 20120175678 - Chang; Josephine B. ;   et al.
2012-07-12
Replacement spacer for tunnel FETs
Grant 8,178,400 - Chang , et al. May 15, 2
2012-05-15
Low Cost Fabrication Of Double Box Back Gate Silicon-on-insulator Wafers With Subsequent Self Aligned Shallow Trench Isolation
App 20120112309 - Dennard; Robert H. ;   et al.
2012-05-10
Semiconductor device having localized extremely thin silicon on insulator channel region
App 20120104498 - Majumdar; Amlan ;   et al.
2012-05-03
Semiconductor Device Structures And Methods Of Forming Semiconductor Structures
App 20120032237 - Brask; Justin K. ;   et al.
2012-02-09
Fabrication Of A Vertical Heterojunction Tunnel-fet
App 20110303950 - Lauer; Isaac ;   et al.
2011-12-15
Semiconductor device structures and methods of forming semiconductor structures
Grant 8,071,983 - Brask , et al. December 6, 2
2011-12-06
Generation Of Mutiple Diameter Nanowire Field Effect Transistors
App 20110278543 - Bangsaruntip; Sarunya ;   et al.
2011-11-17
Nanowire Tunnel Field Effect Transistors
App 20110278546 - Bangsaruntip; Sarunya ;   et al.
2011-11-17
TFET with Nanowire Source
App 20110278542 - Bangsaruntip; Sarunya ;   et al.
2011-11-17
Nanowire Circuits in Matched Devices
App 20110249489 - Bangsaruntip; Sarunya ;   et al.
2011-10-13
Back-gated fully depleted SOI transistor
Grant 8,030,145 - Chang , et al. October 4, 2
2011-10-04
Embedded DRAM Integrated Circuits with Extremely Thin Silicon-On-Insulator Pass Transistors
App 20110233634 - Cai; Jin ;   et al.
2011-09-29
Ultra-thin SOI CMOS with raised epitaxial source and drain and embedded SiGe PFET extension
Grant 8,012,820 - Majumdar , et al. September 6, 2
2011-09-06
Metal-gated MOSFET devices having scaled gate stack thickness including gettering species in a buried oxide
Grant 7,993,995 - Majumdar , et al. August 9, 2
2011-08-09
Embedded DRAM integrated circuits with extremely thin silicon-on-insulator pass transistors
Grant 7,985,633 - Cai , et al. July 26, 2
2011-07-26
Back-gated Fully Depleted Soi Transistor
App 20110171792 - Chang; Leland ;   et al.
2011-07-14
Nanowire Pin Tunnel Field Effect Devices
App 20110168982 - Bangsaruntip; Sarunya ;   et al.
2011-07-14
Ultra-thin Soi Cmos With Raised Epitaxial Source And Drain And Embedded Sige Pfet Extension
App 20110165739 - Majumdar; Amlan ;   et al.
2011-07-07
Fabrication Of Channel Wraparound Gate Structure For Field-effect Transistor
App 20110156145 - Radosavljevic; Marko ;   et al.
2011-06-30
Semiconductor Device With High K Dielectric Control Terminal Spacer Structure
App 20110117712 - MURALIDHAR; RAMACHANDRAN ;   et al.
2011-05-19
Partially depleted SOI field effect transistor having a metallized source side halo region
Grant 7,919,812 - Cai , et al. April 5, 2
2011-04-05
Replacement Spacer For Tunnel Fets
App 20110073909 - Chang; Josephine B. ;   et al.
2011-03-31
Fabrication of channel wraparound gate structure for field-effect transistor
Grant 7,915,167 - Radosavljevic , et al. March 29, 2
2011-03-29
Method For Fabricating Transistor With Thinned Channel
App 20110062520 - Brask; Justin K. ;   et al.
2011-03-17
Stressed Source/Drain CMOS and Method of Forming Same
App 20110049630 - Majumdar; Amlan ;   et al.
2011-03-03
Block contact architectures for nanoscale channel transistors
Grant 7,898,041 - Radosavljevic , et al. March 1, 2
2011-03-01
Nanostructure For Changing Electric Mobility
App 20110012177 - Chidambarrao; Dureseti ;   et al.
2011-01-20
Extremely-thin silicon-on-insulator transistor with raised source/drain
Grant 7,871,869 - Cartier , et al. January 18, 2
2011-01-18
Method for fabricating transistor with thinned channel
Grant 7,858,481 - Brask , et al. December 28, 2
2010-12-28
Mosfet On Silicon-on-insulator With Internal Body Contact
App 20100308405 - CAI; JIN ;   et al.
2010-12-09
Mechanism for Forming a Remote Delta Doping Layer of a Quantum Well Structure
App 20100219396 - Jin; Been-Yih ;   et al.
2010-09-02
Semiconductor structure including gate electrode having laterally variable work function
Grant 7,781,288 - Haensch , et al. August 24, 2
2010-08-24
Method for improving semiconductor surfaces
Grant 7,776,624 - Chakravarti , et al. August 17, 2
2010-08-17
Low Cost Fabrication Of Double Box Back Gate Silicon-on-insulator Wafers With Built-in Shallow Trench Isolation In Back Gate Layer
App 20100187607 - Dennard; Robert H. ;   et al.
2010-07-29
Low Cost Fabrication Of Double Box Back Gate Silicon-on-insulator Wafers With Subsequent Self Aligned Shallow Trench Isolation
App 20100176482 - Dennard; Robert H. ;   et al.
2010-07-15
Low Cost Fabrication Of Double Box Back Gate Silicon-on-insulator Wafers With Built-in Shallow Trench Isolation In Back Gate Layer
App 20100176453 - Dennard; Robert H. ;   et al.
2010-07-15
Metal-Gated MOSFET Devices Having Scaled Gate Stack Thickness
App 20100140707 - Majumdar; Amlan ;   et al.
2010-06-10
Mechanism for forming a remote delta doping layer of a quantum well structure
Grant 7,713,803 - Jin , et al. May 11, 2
2010-05-11
Thin Body Silicon-on-insulator Transistor With Borderless Self-aligned Contacts
App 20100038715 - BABICH; KATHERINA E. ;   et al.
2010-02-18
Extremely-thin silicon-on-insulator transistor with raised source/drain
Grant 7,652,332 - Cartier , et al. January 26, 2
2010-01-26
Metal-gated MOSFET devices having scaled gate stack thickness
Grant 7,648,868 - Majumdar , et al. January 19, 2
2010-01-19
Method For Improving Semiconductor Surfaces
App 20100009524 - Chakravarti; Ashima B. ;   et al.
2010-01-14
Partially Depleted Soi Field Effect Transistor Having A Metallized Source Side Halo Region
App 20090321831 - Cai; Jin ;   et al.
2009-12-31
Directing carbon nanotube growth
Grant 7,638,169 - Radosavljevic , et al. December 29, 2
2009-12-29
Semiconductor Structure Including Gate Electrode Having Laterally Variable Work Function
App 20090309148 - Haensch; Wilfried ;   et al.
2009-12-17
Method for Fabricating Super-Steep Retrograde Well Mosfet on SOI or Bulk Silicon Substrate, and Device Fabricated in Accordance with the Method
App 20090302388 - Cai; Jin ;   et al.
2009-12-10
Ultra-thin Soi Cmos With Raised Epitaxial Source And Drain And Embedded Sige Pfet Extension
App 20090289305 - Majumdar; Amlan ;   et al.
2009-11-26
Directing Carbon Nanotube Growth
App 20090283496 - Radosavljevic; Marko ;   et al.
2009-11-19
Transistor for non volatile memory devices having a carbon nanotube channel and electrically floating quantum dots in its gate dielectric
Grant 7,608,883 - Radosavljevic , et al. October 27, 2
2009-10-27
Partially depleted SOI field effect transistor having a metallized source side halo region
Grant 7,601,569 - Cai , et al. October 13, 2
2009-10-13
Semiconductor Device Structures And Methods Of Forming Semiconductor Structures
App 20090218603 - Brask; Justin K. ;   et al.
2009-09-03
Reducing Ambipolar Conduction in Carbon Nanotube Transistors
App 20090159872 - Datta; Suman ;   et al.
2009-06-25
Methods for patterning a semiconductor film
Grant 7,547,637 - Brask , et al. June 16, 2
2009-06-16
Embedded DRAM Integrated Circuits With Extremely Thin Silicon-On-Insulator Pass Transistors
App 20090108314 - Cai; Jin ;   et al.
2009-04-30
Metal-Gated MOSFET Devices Having Scaled Gate Stack Thickness
App 20090108352 - Majumdar; Amlan ;   et al.
2009-04-30
Method For Fabricating Super-Steep Retrograde Well Mosfet On SOI or Bulk Silicon Substrate, And Device Fabricated In Accordance With The Method
App 20090108350 - Cai; Jin ;   et al.
2009-04-30
Extremely-thin Silicon-on-insulator Transistor With Raised Source/drain
App 20090039426 - CARTIER; EDUARD A. ;   et al.
2009-02-12
Partially Depleted Soi Field Effect Transistor Having A Metallized Source Side Halo Region
App 20080308867 - Cai; Jin ;   et al.
2008-12-18
Method of ion implanting for tri-gate devices
Grant 7,449,373 - Doyle , et al. November 11, 2
2008-11-11
Block Contact Architectures for Nanoscale Channel Transistors
App 20080258207 - Radosavljevic; Marko ;   et al.
2008-10-23
Mechanism for forming a remote delta doping layer of a quantum well structure
App 20080237573 - Jin; Been-Yih ;   et al.
2008-10-02
Carbon nanotube energy well (CNEW) field effect transistor
Grant 7,427,541 - Datta , et al. September 23, 2
2008-09-23
Ultra-thin Soi Cmos With Raised Epitaxial Source And Drain And Embedded Sige Pfet Extension
App 20080217686 - Majumdar; Amlan ;   et al.
2008-09-11
Semiconductor Structure Including Gate Electrode Having Laterally Variable Work Function
App 20080197424 - Haensch; Wilfried ;   et al.
2008-08-21
Transistor for non volatile memory devices having a carbon nanotube channel and electrically floating quantum dots in its gate dielectric
App 20080151603 - Radosavljevic; Marko ;   et al.
2008-06-26
Forming field effect transistors from conductors
Grant 7,390,947 - Majumdar , et al. June 24, 2
2008-06-24
Threshold voltage targeting in carbon nanotube devices and structures formed thereby
App 20080108214 - Majumdar; Amlan ;   et al.
2008-05-08
Transistor for non volatile memory devices having a carbon nanotube channel and electrically floating quantum dots in its gate dielectric
Grant 7,342,277 - Radosavljevic , et al. March 11, 2
2008-03-11
Formation of high metallic content carbon nanotube structures
App 20070248794 - Gstrein; Florian ;   et al.
2007-10-25
Method of ion implanting for tri-gate devices
App 20070238273 - Doyle; Brian S. ;   et al.
2007-10-11
Block contact architectures for nanoscale channel transistors
Grant 7,279,375 - Radosavljevic , et al. October 9, 2
2007-10-09
Method and structure for reducing the external resistance of a three-dimensional transistor through use of epitaxial layers
App 20070152266 - Doyle; Brian S. ;   et al.
2007-07-05
Dual halo implant for improving short channel effect in three-dimensional tri-gate transistors
App 20070148926 - Datta; Suman ;   et al.
2007-06-28
Quantum dot nonvolatile transistor
App 20070145468 - Majumdar; Amlan ;   et al.
2007-06-28
Carbon nanotube energy well (CNEW) field effect transistor
App 20070141790 - Datta; Suman ;   et al.
2007-06-21
Apparatus and method of fabricating a MOSFET transistor having a self-aligned implant
App 20070128820 - Majumdar; Amlan ;   et al.
2007-06-07
Transistor for non volatile memory devices having a carbon nanotube channel and electrically floating quantum dots in its gate dielectric
App 20070114593 - Radosavljevic; Marko ;   et al.
2007-05-24
Narrow-body multiple-gate FET with dominant body transistor for high performance
App 20070090408 - Majumdar; Amlan ;   et al.
2007-04-26
Carbon nanotube energy well (CNEW) field effect transistor
Grant 7,170,120 - Datta , et al. January 30, 2
2007-01-30
Semiconductor device structures and methods of forming semiconductor structures
App 20070001173 - Brask; Justin K. ;   et al.
2007-01-04
Block contact architectures for nanoscale channel transistors
App 20070001219 - Radosavljevic; Marko ;   et al.
2007-01-04
Method for fabricating transistor with thinned channel
App 20060286755 - Brask; Justin K. ;   et al.
2006-12-21
Carbon Nanotube Energy Well (cnew) Field Effect Transistor
App 20060220074 - Datta; Suman ;   et al.
2006-10-05
Carbon nanotube - metal contact with low contact resistance
App 20060223243 - Radosavljevic; Marko ;   et al.
2006-10-05
Metal gate carbon nanotube transistor
App 20060180859 - Radosavljevic; Marko ;   et al.
2006-08-17
Forming field effect transistors from conductors
App 20060157747 - Majumdar; Amlan ;   et al.
2006-07-20
Resonant tunneling device using metal oxide semiconductor processing
App 20060091467 - Doyle; Brian S. ;   et al.
2006-05-04
Fabrication of channel wraparound gate structure for field-effect transistor
App 20060068591 - Radosavljevic; Marko ;   et al.
2006-03-30
Reducing ambipolar conduction in carbon nanotube transistors
App 20060063318 - Datta; Suman ;   et al.
2006-03-23

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed