LOUIE; Benjamin

Patent Applications and Registrations

Patent applications and USPTO patent grants for LOUIE; Benjamin.The latest application filed is for "mram access coordination systems and methods".

Company Profile

41.82.80

LOUIE; Benjamin - Fremont CA
Louie; Benjamin - US
Louie; Benjamin - Sunnyvale CA

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Mram Access Coordination Systems And Methods App 20220276807 - LOUIE; Benjamin ; et al.	2022-09-01
Word line decoder memory architecture Grant 11,423,965 - Berger , et al. August 23, 2	2022-08-23
Circuit engine for managing memory meta-stability Grant 11,386,010 - Berger , et al. July 12, 2	2022-07-12
MRAM access coordination systems and methods with a plurality of pipelines Grant 11,334,288 - Louie , et al. May 17, 2	2022-05-17
Error cache segmentation for power reduction Grant 11,151,042 - Louie , et al. October 19, 2	2021-10-19
MRAM noise mitigation for write operations with simultaneous background operations Grant 11,010,294 - Louie , et al. May 18, 2	2021-05-18
Bi-polar write scheme Grant 10,991,410 - Berger , et al. April 27, 2	2021-04-27
MRAM noise mitigation for background operations by delaying verify timing Grant 10,990,465 - Louie , et al. April 27, 2	2021-04-27
Circuit Engine For Managing Memory Meta-stability App 20210089455 - Berger; Neal ; et al.	2021-03-25
Memory array with individually trimmable sense amplifiers Grant 10,930,332 - Karmakar , et al. February 23, 2	2021-02-23
Memory array with horizontal source line and a virtual source line Grant 10,891,997 - Berger , et al. January 12, 2	2021-01-12
Multi-chip module for MRAM devices with levels of dynamic redundancy registers Grant 10,818,331 - Louie , et al. October 27, 2	2020-10-27
Master slave level shift latch for word line decoder memory architecture Grant 10,803,949 - Berger , et al. October 13, 2	2020-10-13
Master Slave Level Shift Latch for Word Line Decoder Memory Architecture App 20200286561 - BERGER; Neal ; et al.	2020-09-10
Word Line Decoder Memory Architecture App 20200227102 - BERGER; Neal ; et al.	2020-07-16
Word line decoder memory architecture Grant 10,699,761 - Berger , et al.	2020-06-30
Over-voltage write operation of tunnel magnet-resistance ("TMR") memory device and correcting failure bits therefrom by using on-the-fly bit failure detection and bit redundancy remapping techniques Grant 10,656,994 - Berger , et al.	2020-05-19
Memory device with a plurality of memory banks where each memory bank is associated with a corresponding memory instruction pipeline and a dynamic redundancy register Grant 10,628,316 - Berger , et al.	2020-04-21
Word Line Decoder Memory Architecture App 20200090721 - BERGER; Neal ; et al.	2020-03-19
Mram Noise Mitigation For Background Operations By Delaying Verify Timing App 20200057687 - LOUIE; Benjamin ; et al.	2020-02-20
Mram Noise Mitigation For Write Operations With Simultaneous Background Operations App 20200050545 - LOUIE; Benjamin ; et al.	2020-02-13
Bi-polar Write Scheme App 20200043540 - BERGER; Neal ; et al.	2020-02-06
Error Cache Segmentation For Power Reduction App 20200042450 - LOUIE; Benjamin ; et al.	2020-02-06
Method of optimizing write voltage based on error buffer occupancy Grant 10,546,625 - Berger , et al. Ja	2020-01-28
Multi-port random access memory Grant 10,546,624 - El-Baraji , et al. Ja	2020-01-28
On-the-fly bit failure detection and bit redundancy remapping techniques to correct for fixed bit defects Grant 10,529,439 - Berger , et al. J	2020-01-07
Forcing stuck bits, waterfall bits, shunt bits and low TMR bits to short during testing and using on-the-fly bit failure detection and bit redundancy remapping techniques to correct them Grant 10,489,245 - Berger , et al. Nov	2019-11-26
Forcing bits as bad to widen the window between the distributions of acceptable high and low resistive bits thereby lowering the margin and increasing the speed of the sense amplifiers Grant 10,481,976 - Berger , et al. Nov	2019-11-19
Memory Array With Individually Trimmable Sense Amplifiers App 20190348097 - KARMAKAR; Susmita ; et al.	2019-11-14
Memory device with a dual Y-multiplexer structure for performing two simultaneous operations on the same row of a memory bank Grant 10,460,781 - Berger , et al. Oc	2019-10-29
Memory instruction pipeline with a pre-read stage for a write operation for reducing power consumption in a memory device that uses dynamic redundancy registers Grant 10,446,210 - Berger , et al. Oc	2019-10-15
Method of flushing the contents of a dynamic redundancy register to a secure storage area during a power down in a memory device Grant 10,437,723 - Berger , et al. O	2019-10-08
Method of processing incomplete memory operations in a memory device during a power up sequence and a power down sequence using a dynamic redundancy register Grant 10,437,491 - Berger , et al. O	2019-10-08
Mram Access Coordination Systems And Methods App 20190303044 - LOUIE; Benjamin ; et al.	2019-10-03
Perpendicular source and bit lines for an MRAM array Grant 10,395,711 - Berger , et al. A	2019-08-27
Memory array with horizontal source line and sacrificial bitline per virtual source Grant 10,395,712 - Berger , et al. A	2019-08-27
Memory array with individually trimmable sense amplifiers Grant 10,360,962 - Karmakar , et al.	2019-07-23
Method of writing contents in memory during a power up sequence using a dynamic redundancy register in a memory device Grant 10,360,964 - Berger , et al.	2019-07-23
Memory Array With Horizontal Source Line And A Virtual Source Line App 20190206471 - BERGER; Neal ; et al.	2019-07-04
Multi-port Random Access Memory App 20190206468 - EL-BARAJI; Mourad ; et al.	2019-07-04
Perpendicular Source And Bit Lines For An Mram Array App 20190206470 - BERGER; Neal ; et al.	2019-07-04
Memory Array With Individually Trimmable Sense Amplifiers App 20190206467 - KARMAKAR; Susmita ; et al.	2019-07-04
Memory Array With Horizontal Source Line And Sacrificial Bitline Per Virtual Source App 20190206473 - BERGER; Neal ; et al.	2019-07-04
Access line management in a memory device Grant 10,332,603 - Louie , et al.	2019-06-25
Multi-chip Module For Mram Devices App 20190180807 - LOUIE; Benjamin ; et al.	2019-06-13
Method Of Optimizing Write Voltage Based On Error Buffer Occupancy App 20190139590 - BERGER; Neal ; et al.	2019-05-09
Over-voltage Write Operation Of Tunnel Magnet-resistance ("tmr") Memory Device And Correcting Failure Bits Therefrom By Using On-the-fly Bit Failure Detection And Bit Redundancy Remapping Techniques App 20190121694 - BERGER; Neal ; et al.	2019-04-25
Forcing Stuck Bits, Waterfall Bits, Shunt Bits And Low Tmr Bits To Short During Testing And Using On-the-fly Bit Failure Detection And Bit Redundancy Remapping Techniques To Correct Them App 20190121693 - BERGER; Neal ; et al.	2019-04-25
On-the-fly Bit Failure Detection And Bit Redundancy Remapping Techniques To Correct For Fixed Bit Defects App 20190122746 - BERGER; Neal ; et al.	2019-04-25
Forcing Bits As Bad To Widen The Window Between The Distributions Of Acceptable High And Low Resistive Bits Thereby Lowering The Margin And Increasing The Speed Of The Sense Amplifiers App 20190121692 - BERGER; Neal ; et al.	2019-04-25
Predicting tunnel barrier endurance using redundant memory structures Grant 10,236,075 - Kim , et al.	2019-03-19
Smart cache design to prevent overflow for a memory device with a dynamic redundancy register Grant 10,192,602 - Berger , et al. Ja	2019-01-29
Memory instruction pipeline with an additional write stage in a memory device that uses dynamic redundancy registers Grant 10,192,601 - Berger , et al. Ja	2019-01-29
Access Line Management In A Memory Device App 20180137921 - Louie; Benjamin ; et al.	2018-05-17
Method Of Flushing The Contents Of A Dynamic Redundancy Register To A Secure Storage Area During A Power Down In A Memory Device App 20180121355 - BERGER; Neal ; et al.	2018-05-03
Memory Device With A Dual Y-multiplexer Structure For Performing Two Simultaneous Operations On The Same Row Of A Memory Bank App 20180122446 - BERGER; Neal ; et al.	2018-05-03
Memory Device With A Plurality Of Memory Banks Where Each Memory Bank Is Associated With A Corresponding Memory Instruction Pipeline And A Dynamic Redundancy Register App 20180121361 - BERGER; Neal ; et al.	2018-05-03
Method Of Processing Incompleted Memory Operations In A Memory Device During A Power Up Sequence And A Power Down Sequence Using A Dynamic Redundancy Register App 20180121117 - BERGER; Neal ; et al.	2018-05-03
Memory Instruction Pipeline With An Additional Write Stage In A Memory Device That Uses Dynamic Redundancy Registers App 20180122449 - BERGER; Neal ; et al.	2018-05-03
Memory Instruction Pipeline With A Pre-read Stage For A Write Operation For Reducing Power Consumption In A Memory Device That Uses Dynamic Redundancy Registers App 20180122448 - BERGER; Neal ; et al.	2018-05-03
Method Of Writing Contents In Memory During A Power Up Sequence Using A Dynamic Redundancy Register In A Memory Device App 20180122447 - BERGER; Neal ; et al.	2018-05-03
Smart Cache Design To Prevent Overflow For A Memory Device With A Dynamic Redundancy Register App 20180122450 - BERGER; Neal ; et al.	2018-05-03
Access line management in a memory device Grant 9,875,802 - Louie , et al. January 23, 2	2018-01-23
Access Line Management In A Memory Device App 20170076806 - Louie; Benjamin ; et al.	2017-03-16
Access line management in a memory device Grant 9,514,829 - Louie , et al. December 6, 2	2016-12-06
Access Line Management In A Memory Device App 20160086672 - Louie; Benjamin ; et al.	2016-03-24
Access line management in a memory device Grant 9,218,884 - Louie , et al. December 22, 2	2015-12-22
Non-volatile memory devices and control and operation thereof Grant 9,213,630 - Lakhani , et al. December 15, 2	2015-12-15
Macro and command execution from memory array Grant 8,799,725 - Roohparvar , et al. August 5, 2	2014-08-05
Access Line Management In A Memory Device App 20140126297 - Louie; Benjamin ; et al.	2014-05-08
Access line management in a memory device Grant 8,638,632 - Louie , et al. January 28, 2	2014-01-28
Macro And Command Execution From Memory Array App 20140026005 - ROOHPARVAR; Frankie F. ; et al.	2014-01-23
Macro and command execution from memory array Grant 8,543,874 - Roohparvar , et al. September 24, 2	2013-09-24
Programming memory devices Grant 8,520,436 - Nguyen , et al. August 27, 2	2013-08-27
Macro And Command Execution From Memory Array App 20130039140 - Roohparvar; Frankie F. ; et al.	2013-02-14
Macro and command execution from memory array Grant 8,291,272 - Roohparvar , et al. October 16, 2	2012-10-16
Programming Memory Devices App 20120221779 - Nguyen; Dzung H. ; et al.	2012-08-30
Non-volatile Memory Devices And Control And Operation Thereof App 20120215967 - Lakhani; Vinod ; et al.	2012-08-23
Programming memory devices Grant 8,174,889 - Nguyen , et al. May 8, 2	2012-05-08
Macro And Command Execution From Memory Array App 20120110375 - ROOHPARVAR; Frankie F. ; et al.	2012-05-03
Access Line Management In A Memory Device App 20120075934 - Louie; Benjamin ; et al.	2012-03-29
Non-volatile memory devices and control and operation thereof Grant 8,145,832 - Lakhani , et al. March 27, 2	2012-03-27
Macro and command execution from memory array Grant 8,095,834 - Roohparvar , et al. January 10, 2	2012-01-10
Non-Volatile Memory Devices and Control and Operation Thereof App 20110238894 - Lakhani; Vinod ; et al.	2011-09-29
Input/output compression and pin reduction in an integrated circuit Grant 8,024,629 - Louie , et al. September 20, 2	2011-09-20
Repairable block redundancy scheme Grant 7,962,784 - Lakhani , et al. June 14, 2	2011-06-14
Column/row redundancy architecture using latches programmed from a look up table Grant 7,911,872 - Lakhani , et al. March 22, 2	2011-03-22
Non-volatile memory devices and control and operation thereof Grant 7,908,427 - Lakhani , et al. March 15, 2	2011-03-15
Enabling test modes of individual integrated circuit devices out of a plurality of integrated circuit devices Grant 7,900,099 - Wan , et al. March 1, 2	2011-03-01
Non-volatile one time programmable memory Grant 7,852,681 - Louie , et al. December 14, 2	2010-12-14
Input/output Compression And Pin Reduction In An Integrated Circuit App 20100205490 - Louie; Benjamin ; et al.	2010-08-12
Programming Memory Devices App 20100142280 - Nguyen; Dzung H. ; et al.	2010-06-10
Macro And Command Execution From Memory Array App 20100115344 - Roohparvar; Frankie F. ; et al.	2010-05-06
Memory device trims Grant 7,707,368 - Louie , et al. April 27, 2	2010-04-27
Input/output compression and pin reduction in an integrated circuit Grant 7,707,467 - Louie , et al. April 27, 2	2010-04-27
Programming memory devices Grant 7,688,630 - Nguyen , et al. March 30, 2	2010-03-30
Non-volatile memory devices and control and operation thereof App 20100030949 - Lakhani; Vinod ; et al.	2010-02-04
Flash memory programming to reduce program disturb Grant 7,630,236 - Han , et al. December 8, 2	2009-12-08
Non-volatile One Time Programmable Memory App 20090207665 - Louie; Benjamin ; et al.	2009-08-20
Repairable Block Redundancy Scheme App 20090204847 - Lakhani; Vinod ; et al.	2009-08-13
Programming Memory Devices App 20090154247 - Nguyen; Dzung H. ; et al.	2009-06-18
Column/Row Redundancy Architecture Using Latches Programmed From A Look Up Table App 20090147599 - Lakhani; Vinod ; et al.	2009-06-11
Non-volatile memory devices and control and operation thereof Grant 7,546,440 - Lakhani , et al. June 9, 2	2009-06-09
Repairable block redundancy scheme Grant 7,539,896 - Lakhani , et al. May 26, 2	2009-05-26
Non-volatile one time programmable memory Grant 7,532,517 - Louie , et al. May 12, 2	2009-05-12
Bitline exclusion in verification operation Grant 7,532,524 - Hartono , et al. May 12, 2	2009-05-12
System And Method For Conditioning And Identifying Bad Blocks In Integrated Circuits App 20090113262 - Fernandes; Brandon Lee ; et al.	2009-04-30
Programming memory devices Grant 7,505,323 - Nguyen , et al. March 17, 2	2009-03-17
Column/row redundancy architecture using latches programmed from a look up table Grant 7,505,357 - Lakhani , et al. March 17, 2	2009-03-17
Memory Device Trims App 20090043975 - Louie; Benjamin ; et al.	2009-02-12
Method of comparison between cache and data register for non-volatile memory Grant 7,486,530 - Hartono , et al. February 3, 2	2009-02-03
Memory device trims Grant 7,447,847 - Louie , et al. November 4, 2	2008-11-04
Input/output compression and pin reduction in an integrated circuit App 20080209284 - Louie; Benjamin ; et al.	2008-08-28
Programming Memory Devices App 20080130373 - Nguyen; Dzung H. ; et al.	2008-06-05
Random cache read Grant 7,369,447 - Louie , et al. May 6, 2	2008-05-06
Random Cache Read App 20080074933 - Louie; Benjamin ; et al.	2008-03-27
Programming memory devices Grant 7,345,924 - Nguyen , et al. March 18, 2	2008-03-18
Handling defective memory blocks of NAND memory devices Grant 7,336,537 - Louie , et al. February 26, 2	2008-02-26
Handling defective memory blocks of NAND memory devices Grant 7,336,536 - Louie , et al. February 26, 2	2008-02-26
Bitline Exclusion In Verification Operation App 20070285988 - Hartono; Hendrik ; et al.	2007-12-13
Bitline exclusion in verification operation Grant 7,274,607 - Hartono , et al. September 25, 2	2007-09-25
Programming memory devices Grant 7,269,066 - Nguyen , et al. September 11, 2	2007-09-11
Method of comparison between cache and data register for non-volatile memory Grant 7,254,049 - Hartono , et al. August 7, 2	2007-08-07
Non-volatile one time programmable memory Grant 7,239,552 - Louie , et al. July 3, 2	2007-07-03
Flash Memory Programming To Reduce Program Disturb App 20070133294 - Han; Jin-Man ; et al.	2007-06-14
Accessing test modes using command sequences Grant 7,213,188 - Louie , et al. May 1, 2	2007-05-01
Repairable block redundancy scheme App 20070074070 - Lakhani; Vinod ; et al.	2007-03-29
Flash memory programming to reduce program disturb Grant 7,196,930 - Han , et al. March 27, 2	2007-03-27
Non-volatile one time programmable memory App 20070064497 - Louie; Benjamin ; et al.	2007-03-22
Programming memory devices App 20070047326 - Nguyen; Dzung H. ; et al.	2007-03-01
Column/row redundancy architecture using latches programmed from a look up table App 20070038906 - Lakhani; Vinod ; et al.	2007-02-15
Contiguous block addressing scheme App 20070038800 - Lakhani; Vinod ; et al.	2007-02-15
Method of comparison between cache and data register for non-volatile memory App 20070030739 - Hartono; Hendrik ; et al.	2007-02-08
Repairable block redundancy scheme Grant 7,159,141 - Lakhani , et al. January 2, 2	2007-01-02
Contiguous block addressing scheme Grant 7,154,780 - Lakhani , et al. December 26, 2	2006-12-26
Contiguous block addressing scheme Grant 7,154,782 - Lakhani , et al. December 26, 2	2006-12-26
Contiguous block addressing scheme Grant 7,154,781 - Lakhani , et al. December 26, 2	2006-12-26
Bitline exclusion in verification operation App 20060285390 - Hartono; Hendrik ; et al.	2006-12-21
Programming memory devices App 20060256620 - Nguyen; Dzung H. ; et al.	2006-11-16
Handling defective memory blocks of NAND memory devices App 20060256633 - Louie; Benjamin ; et al.	2006-11-16
Flash memory programming to reduce program disturb App 20060245252 - Han; Jin-Man ; et al.	2006-11-02
Random Cache Read App 20060245270 - Louie; Benjamin ; et al.	2006-11-02
Method of comparison between cache and data register for non-volatile memory App 20060245272 - Hartono; Hendrik ; et al.	2006-11-02
Contiguous block addressing scheme Grant 7,123,512 - Lakhani , et al. October 17, 2	2006-10-17
Random cache read Grant 7,123,521 - Louie , et al. October 17, 2	2006-10-17
Column/row redundancy architecture using latches programmed from a look up table Grant 7,120,068 - Lakhani , et al. October 10, 2	2006-10-10
Enabling test modes of individual integrated circuit devices out of a plurality of integrated circuit devices App 20060164894 - Wan; Judy ; et al.	2006-07-27
Accessing test modes using command sequences App 20060048033 - Louie; Benjamin ; et al.	2006-03-02
Non-volatile one time programmable memory App 20060044893 - Louie; Benjamin ; et al.	2006-03-02
Memory device trims App 20060015691 - Louie; Benjamin ; et al.	2006-01-19
Handling defective memory blocks of NAND memory devices App 20050286337 - Louie, Benjamin ; et al.	2005-12-29
Contiguous block addressing scheme App 20050276130 - Lakhani, Vinod ; et al.	2005-12-15
Contiguous block addressing scheme App 20050276121 - Lakhani, Vinod ; et al.	2005-12-15
Contiguous block addressing scheme App 20050278481 - Lakhani, Vinod ; et al.	2005-12-15
Column/row redundancy architecture using latches programmed from a look up table App 20040019763 - Lakhani, Vinod ; et al.	2004-01-29
Contiguous block addressing scheme App 20040015674 - Lakhani, Vinod ; et al.	2004-01-22
Repairable block redundancy scheme App 20040003315 - Lakhani, Vinod ; et al.	2004-01-01
Methods for alternate bitline stress testing Grant 6,370,070 - Chevallier , et al. April 9, 2	2002-04-09
Methods for alternate bitline stress testing App 20020024861 - Chevallier, Christophe J. ; et al.	2002-02-28

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.