Power semiconductor device

Hayashida , et al. September 4, 2

Patent Grant D827590

U.S. patent number D827,590 [Application Number D/558,550] was granted by the patent office on 2018-09-04 for power semiconductor device. This patent grant is currently assigned to Mitsubishi Electric Corporation. The grantee listed for this patent is MITSUBISHI ELECTRIC CORPORATION. Invention is credited to Ryutaro Date, Kenji Hatori, Yukimasa Hayashida, Shinichi Iura, Daisuke Oya, Yasuhiro Sakai, Ryo Tsuda, Hitoshi Uemura.


United States Patent D827,590
Hayashida ,   et al. September 4, 2018

Power semiconductor device

Claims

CLAIM The ornamental design for the power semiconductor device, as shown and described.
Inventors: Hayashida; Yukimasa (Tokyo, JP), Iura; Shinichi (Tokyo, JP), Uemura; Hitoshi (Tokyo, JP), Oya; Daisuke (Tokyo, JP), Hatori; Kenji (Tokyo, JP), Sakai; Yasuhiro (Tokyo, JP), Tsuda; Ryo (Tokyo, JP), Date; Ryutaro (Tokyo, JP)
Applicant:
Name City State Country Type

MITSUBISHI ELECTRIC CORPORATION

Tokyo

N/A

JP
Assignee: Mitsubishi Electric Corporation (Tokyo, JP)
Appl. No.: D/558,550
Filed: March 18, 2016

Foreign Application Priority Data

Sep 30, 2015 [JP] 2015-021418
Current U.S. Class: D13/182; D13/147
Current International Class: 1303
Field of Search: ;D13/133,146,147,154,155,182,184,199

References Cited [Referenced By]

U.S. Patent Documents
D357672 April 1995 Terasawa
D467869 December 2002 Ando
D469059 January 2003 Ando
D475012 May 2003 Ando
D476622 July 2003 Ando
D476959 July 2003 Yamada
D798832 October 2017 Hayashida
Primary Examiner: Bui; Daniel
Attorney, Agent or Firm: Studebaker & Brackett PC

Description



FIG. 1 is a perspective view of the front, left and bottom sides of a power semiconductor device showing our new design;

FIG. 2 is a perspective view of the front, right and top sides thereof;

FIG. 3 is a front view thereof;

FIG. 4 is a rear view thereof;

FIG. 5 is a left side view thereof;

FIG. 6 is a right side view thereof;

FIG. 7 is a top view thereof;

FIG. 8 is a bottom view thereof;

FIG. 9 is an end view of cutting part at 9-9, with omitting the interior mechanism thereof; and,

FIG. 10 is an end view of cutting part at 10-10, with omitting the interior mechanism thereof.

The broken line showing of unclaimed portion of the power semiconductor device is for the purpose of illustrating environmental structure only and forms no part of the claimed design.

* * * * *


uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed