Circuit board
Kantor , et al. December 5, 2
U.S. patent number D804,437 [Application Number D/579,617] was granted by the patent office on 2017-12-05 for circuit board. This patent grant is currently assigned to Norton (Waterford) Limited. The grantee listed for this patent is Norton (Waterford) Limited. Invention is credited to Steven David Gardner, Erica Jamie Kantor, Ross William Weir.
| United States Patent | D804,437 |
| Kantor , et al. | December 5, 2017 |
Circuit board
Claims
CLAIM The ornamental design for a circuit board, as shown and described.
| Inventors: | Kantor; Erica Jamie (Cambridge, GB), Gardner; Steven David (Peterborough, GB), Weir; Ross William (Cambridge, GB) | ||||||||||
|---|---|---|---|---|---|---|---|---|---|---|---|
| Applicant: |
|
||||||||||
| Assignee: | Norton (Waterford) Limited
(Waterford, IE) |
||||||||||
| Appl. No.: | D/579,617 | ||||||||||
| Filed: | September 30, 2016 |
| Current U.S. Class: | D13/182 |
| Current International Class: | 1303 |
| Field of Search: | ;D13/182 ;361/748,752,760,761,807,808,809 ;174/250,253,255 ;363/144,147 |
References Cited [Referenced By]
U.S. Patent Documents
| 4979090 | December 1990 | Huss |
| 5119286 | June 1992 | Huss |
| D359476 | June 1995 | Sakashita |
| D459706 | July 2002 | Ebihara |
| D466093 | November 2002 | Ebihara |
| D471167 | March 2003 | Ebihara |
| D471524 | March 2003 | Ebihara |
| D505925 | June 2005 | Koo |
| D570307 | June 2008 | Kobayashi |
| D576577 | September 2008 | Kobayashi |
| D597504 | August 2009 | Kobayashi |
| D637566 | May 2011 | Cleghorn |
| D639756 | June 2011 | Greene, Jr. |
| D642546 | August 2011 | Greene, Jr. |
| D647072 | October 2011 | Bentley |
| D745476 | December 2015 | Ronse |
| D753073 | April 2016 | Sponring |
| 2002/0131253 | September 2002 | Kobayashi |
| 2007/0294889 | December 2007 | Schmitt |
| 2008/0080151 | April 2008 | Shimizu |
| 2008/0144290 | June 2008 | Brandt |
| 2009/0268390 | October 2009 | King |
Attorney, Agent or Firm: Baker Hostetler LLP Grissett; Gregory A.
Description
FIG. 1 is a top, front, right side perspective view of a circuit board showing our new design;
FIG. 2 is a front elevation view thereof;
FIG. 3 is a rear elevation view thereof;
FIG. 4 is a left side elevation view thereof;
FIG. 5 is a right side elevation view thereof.
FIG. 6 is a top plan view thereof; and,
FIG. 7 is a bottom plan view thereof.
The dashed line portion of the drawings is included to show unclaimed subject matter only for the purpose of illustrating environment and forms no part of the claimed design.
* * * * *
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.
| 