U.S. patent application number 16/415009 was filed with the patent office on 2020-11-19 for dummy die placement without backside chipping.
The applicant listed for this patent is Taiwan Semiconductor Manufacturing Company, Ltd.. Invention is credited to Li-Chung Kuo, Szu-Wei Lu, Ying-Ching Shih, Pu Wang, Chih-Wei Wu, Kung-Chen Yeh.
Application Number | 20200365525 16/415009 |
Document ID | / |
Family ID | 1000004085015 |
Filed Date | 2020-11-19 |
United States Patent
Application |
20200365525 |
Kind Code |
A1 |
Wu; Chih-Wei ; et
al. |
November 19, 2020 |
Dummy Die Placement Without Backside Chipping
Abstract
A method includes bonding a second package component to a first
package component, bonding a third package component to the first
package component, attaching a dummy die to the first package
component, encapsulating the second package component, the third
package component, and the dummy die in an encapsulant, and
performing a planarization process to level a top surface of the
second package component with a top surface of the encapsulant.
After the planarization process, an upper portion of the
encapsulant overlaps the dummy die. The dummy die is sawed-through
to separate the dummy die into a first dummy die portion and a
second dummy die portion. The upper portion of the encapsulant is
also sawed through.
Inventors: |
Wu; Chih-Wei; (Zhuangwei
Township, TW) ; Kuo; Li-Chung; (Taipei City, TW)
; Wang; Pu; (Hsinchu, TW) ; Shih; Ying-Ching;
(Hsinchu, TW) ; Lu; Szu-Wei; (Hsinchu, TW)
; Yeh; Kung-Chen; (Taichung City, TW) |
|
Applicant: |
Name |
City |
State |
Country |
Type |
Taiwan Semiconductor Manufacturing Company, Ltd. |
Hsinchu |
|
TW |
|
|
Family ID: |
1000004085015 |
Appl. No.: |
16/415009 |
Filed: |
May 17, 2019 |
Current U.S.
Class: |
1/1 |
Current CPC
Class: |
H01L 23/562 20130101;
H01L 23/49827 20130101; H01L 23/3128 20130101; H01L 21/486
20130101; H01L 21/561 20130101; H01L 21/31053 20130101; H01L 25/18
20130101; H01L 21/563 20130101; H01L 21/78 20130101; H01L 25/50
20130101 |
International
Class: |
H01L 23/00 20060101
H01L023/00; H01L 21/56 20060101 H01L021/56; H01L 21/3105 20060101
H01L021/3105; H01L 21/78 20060101 H01L021/78; H01L 25/00 20060101
H01L025/00; H01L 23/31 20060101 H01L023/31; H01L 25/18 20060101
H01L025/18; H01L 23/498 20060101 H01L023/498; H01L 21/48 20060101
H01L021/48 |
Claims
1. A method comprising: bonding a second package component to a
first package component; bonding a third package component to the
first package component; attaching a dummy die to the first package
component; encapsulating the second package component, the third
package component, and the dummy die in an encapsulant; performing
a planarization process to level a top surface of the second
package component with a top surface of the encapsulant, wherein
after the planarization process, an upper portion of the
encapsulant overlaps the dummy die; and sawing-through the dummy
die to separate the dummy die into a first dummy die portion and a
second dummy die portion, wherein the upper portion of the
encapsulant is sawed through.
2. The method of claim 1, wherein the upper portion of the
encapsulant has a thickness greater than about 5 .mu.m.
3. The method of claim 1, wherein the second package component and
the third package component are spaced apart from each other by a
space, and wherein the dummy die comprises: a first portion in the
space; and second portions on opposite sides of the space.
4. The method of claim 1, wherein at a time the dummy die is sawed
through, an entirety of the dummy die is covered by the
encapsulant.
5. The method of claim 1, wherein at a time the dummy die is sawed
through, the dummy die comprises a first top surface that is
exposed, and a second top surface covered by the upper portion of
the encapsulant.
6. The method of claim 5, wherein after the sawing, in a plane view
of the upper portion of the encapsulant, the upper portion of the
encapsulant has a length and a width smaller than the length, and
wherein the width is greater than about 50 .mu.m.
7. The method of claim 1, wherein the dummy die comprises
silicon.
8. The method of claim 1, wherein the planarization process is
performed until the third package component is further
revealed.
9. A method comprising: bonding a first package component to a
second package component, wherein the first package component
comprises a device die; attaching a dummy die to the second package
component, wherein the dummy die comprises a recess; encapsulating
the first package component and the dummy die in an encapsulant,
wherein the encapsulant comprises a portion filling the recess; and
performing a singulation process using a blade to form a package,
wherein the package comprises the first package component, a
portion of the second package component, and a portion of the dummy
die, and wherein the blade cuts through the portion of the
encapsulant in the recess.
10. The method of claim 9, wherein the portion of the encapsulant
in the recess is cut into two portions.
11. The method of claim 9, wherein the recess is elongated with a
lengthwise direction, and the blade cuts along the lengthwise
direction.
12. The method of claim 9 further comprising, after the
encapsulating and before the singulation process, performing a
planarization process to expose a surface of the dummy die.
13. The method of claim 9, wherein the portion of the encapsulant
in the recess and cut through by the blade has a thickness in a
range between about 5 .mu.m and about 600 .mu.m.
14. The method of claim 9, wherein after the singulation process,
the portion of the encapsulant in the recess has a remaining
portion in the package, and the remaining portion of the
encapsulant has a width in a range between about 60 .mu.m and about
500 .mu.m.
15. The method of claim 9, wherein when the singulation process is
performed, the first package component is exposed through the
encapsulant.
16.-20. (canceled)
21. A method comprising: bonding a first package component to a
second package component; attaching a dummy die to the second
package component; molding the first package component and the
dummy die in a molding compound; and performing a die-saw process
to form a package, wherein the package comprises the first package
component, a first portion of the second package component, and a
second portion of the dummy die, and wherein a saw line of the
die-saw process passes through an additional portion of the molding
compound and a portion of the dummy die that is directly underlying
the additional portion of the molding compound.
22. The method of claim 21, wherein the additional portion of the
molding compound has a first top surface coplanar with a second top
surface of the dummy die.
23. The method of claim 21 further comprising, before the molding,
recessing the dummy die to form a recess, wherein the molding
compound is filled into the recess.
24. The method of claim 23 further comprising: after the molding
and before the molding, performing a planarization process to level
top surfaces of the molding compound and the dummy die, wherein the
recessing is performed after the planarization process.
25. The method of claim 24, wherein in the recessing, the first
package component is un-recessed.
Description
BACKGROUND
[0001] Since the development of the integrated circuit (IC), the
semiconductor industry has experienced continued rapid growth due
to continuous improvements in the integration density of various
electronic components (i.e., transistors, diodes, resistors,
capacitors, etc.). For the most part, these improvements in
integration density have come from repeated reductions in minimum
feature size, which allows more components to be integrated into a
given area.
[0002] These integration improvements are essentially
two-dimensional (2D) in nature, in that the area occupied by the
integrated components is essentially on the surface of the
semiconductor wafer. The increased density and corresponding
decrease in area of the integrated circuit has generally surpassed
the ability to bond an integrated circuit chip directly onto a
substrate. Interposers have been used to redistribute ball contact
areas from that of the chip to a larger area of the interposer.
Further, interposers have allowed for a three-dimensional (3D)
package that includes multiple chips. Other packages have also been
developed to incorporate 3D aspects.
BRIEF DESCRIPTION OF THE DRAWINGS
[0003] Aspects of the present disclosure are best understood from
the following detailed description when read with the accompanying
figures. It is noted that, in accordance with the standard practice
in the industry, various features are not drawn to scale. In fact,
the dimensions of the various features may be arbitrarily increased
or reduced for clarity of discussion.
[0004] FIGS. 1-5, 6A, 6B, 6C, 6D, 6E, 6F, and 7-14 are
cross-sectional views and plan views in an example process of
forming a package structure in accordance with some
embodiments.
[0005] FIGS. 15 through 19 are cross-sectional views and plan views
in an example process of forming a package structure in accordance
with some embodiments.
[0006] FIGS. 20A through 20F illustrate plan views of package
structures in accordance with some embodiments.
[0007] FIGS. 21A through 21F illustrate plan views of package
structures in accordance with some embodiments.
[0008] FIGS. 22A through 22D illustrate plan views of package
structures in accordance with some embodiments.
[0009] FIG. 23 illustrates a process flow for forming a package
structure in accordance with some embodiments.
DETAILED DESCRIPTION
[0010] The following disclosure provides many different
embodiments, or examples, for implementing different features of
the invention. Specific examples of components and arrangements are
described below to simplify the present disclosure. These are, of
course, merely examples and are not intended to be limiting. For
example, the formation of a first feature over or on a second
feature in the description that follows may include embodiments in
which the first and second features are formed in direct contact,
and may also include embodiments in which additional features may
be formed between the first and second features, such that the
first and second features may not be in direct contact. In
addition, the present disclosure may repeat reference numerals
and/or letters in the various examples. This repetition is for the
purpose of simplicity and clarity and does not in itself dictate a
relationship between the various embodiments and/or configurations
discussed.
[0011] Further, spatially relative terms, such as "underlying,"
"below," "lower," "overlying," "upper" and the like, may be used
herein for ease of description to describe one element or feature's
relationship to another element(s) or feature(s) as illustrated in
the figures. The spatially relative terms are intended to encompass
different orientations of the device in use or operation in
addition to the orientation depicted in the figures. The apparatus
may be otherwise oriented (rotated 90 degrees or at other
orientations) and the spatially relative descriptors used herein
may likewise be interpreted accordingly.
[0012] A package structure including dummy dies and the method of
forming the same are provided in accordance with various
embodiments. The intermediate stages in the formation of the
package structure are illustrated in accordance with some
embodiments. Some variations of some embodiments are discussed.
Throughout the various views and illustrative embodiments, like
reference numbers are used to designate like elements. In
accordance with some embodiments of the present disclosure, a
package structure including dummy dies are placed adjacent the
active dies to reduce the warpage of the package structure. This
reduction of the warpage of the package structure enables a more
reliable package structure by reducing the likelihood of cold
joints between the active dies and the interposer. In accordance
with some embodiments, the dummy dies are placed along the
periphery of the package structure, such as in or near the scribe
line regions. Accordingly, the dummy dies are sawed through when
the package structure is singulated. A layer of molding compound is
left overlapping the dummy dies to prevent the chipping of the
dummy dies in the singulation.
[0013] Embodiments will be described with respect to a specific
context, namely a Die-Interposer-Substrate stacked package using
Chip-on-Wafer-on-Substrate (CoWoS) processing. Other embodiments
may also be applied, however, to other packages, such as a
Die-Die-Substrate stacked package, and other processing.
Embodiments discussed herein are to provide examples to enable
making or using the subject matter of this disclosure, and a person
having ordinary skill in the art will readily understand
modifications that can be made while remaining within contemplated
scopes of different embodiments. Although method embodiments may be
discussed as being performed in a particular order, other method
embodiments may be performed in any logical order.
[0014] FIGS. 1-5, 6A, 6B, 6C, 6D, 6E, 6F, and 7-14 illustrate the
cross-sectional views and plane views (such as top views) of
intermediate stages in the formation of a package structure in
accordance with some embodiments of the present disclosure. The
corresponding processes are also reflected schematically in the
process flow shown in FIG. 23.
[0015] FIG. 1 illustrates the formation of wafer 10, which includes
package components 28 (FIG. 2) in accordance with some embodiments.
Package components 28 may be device dies, packages, or the like. A
package component 28 may comprise any number of dies, substrates,
transistors, active devices, passive devices, or the like. In an
embodiment, package component 28 may include substrate 20, which
may be a bulk semiconductor substrate, a semiconductor-on-insulator
(SOI) substrate, a multi-layered semiconductor substrate, or the
like. The semiconductor substrate is formed of a semiconductor
material, which may be silicon, germanium, a compound semiconductor
including silicon germanium, silicon carbide, gallium arsenic,
gallium phosphide, indium phosphide, indium arsenide, and/or indium
antimonide; an alloy semiconductor including SiGe, GaAsP, AlInAs,
AlGaAs, GaInAs, GaInP, and/or GaInAsP; or combinations thereof.
Other substrates, such as multi-layered or gradient substrates, may
also be used. Substrate 20 may be doped or undoped. Devices, such
as transistors, capacitors, resistors, diodes, and the like, may be
formed in and/or on an active surface 22 of semiconductor substrate
20.
[0016] A package component 28 may include interconnect structure
24, which includes one or more dielectric layer(s) and respective
metallization pattern(s) formed on the active surface 22. The
metallization pattern(s) in the dielectric layer(s) may route
electrical signals between the devices, such as by using vias
and/or traces, and may also contain various electrical devices,
such as capacitors, resistors, inductors, or the like. The various
devices and metallization patterns may be interconnected to perform
one or more functions. The functions may include memory structures,
processing structures, sensors, amplifiers, power distribution,
input/output circuitry, or the like. Additionally, electrical
connectors 26, such as conductive pillars (for example, comprising
a metal such as copper), are formed in and/or on the interconnect
structure 24 to provide an external electrical connection to the
circuitry and devices. In accordance with some embodiments, the
electrical connectors 26 protrude from the interconnect structure
24 to form pillar structures.
[0017] In accordance with some embodiments of the present
disclosure, a plurality of inter-metallization dielectric (IMD)
layers may be formed in the interconnect structure 24. An IMD layer
may be formed, for example, of a low-K dielectric material, such as
phosphosilicate glass (PSG), borophosphosilicate glass (BPSG),
fluorosilicate glass (FSG), SiO.sub.xC.sub.y, Spin-On-Glass,
Spin-On-Polymers, silicon carbon material, compounds thereof,
composites thereof, combinations thereof, or the like, by any
suitable method known in the art, such as spinning, chemical vapor
deposition (CVD), plasma-enhanced CVD (PECVD), high-density plasma
chemical vapor deposition (HDP-CVD), or the like. A metallization
pattern may be formed in the IMD layer, for example, by using
photolithography techniques to deposit and pattern a photoresist
material on the IMD layer to expose portions of the IMD layer that
are to become the metallization pattern. An etch process, such as
an anisotropic dry etch process, may be used to create recesses
and/or openings in the IMD layer corresponding to the exposed
portions of the IMD layer. The recesses and/or openings may be
lined with a diffusion barrier layer and filled with a conductive
material. The diffusion barrier layer may comprise one or more
layers of tantalum nitride, tantalum, titanium nitride, titanium,
cobalt tungsten, the like, or a combination thereof, deposited by
atomic layer deposition (ALD), or the like. The conductive material
of the metallization patterns may comprise copper, aluminum,
tungsten, silver, and combinations thereof, or the like, deposited
by CVD, physical vapor deposition (PVD), or the like. Any excessive
diffusion barrier layer and/or conductive material on the IMD layer
may be removed, such as by using a chemical mechanical polish (CMP)
process.
[0018] In FIG. 2, wafer 10 is singulated into individual package
components 28. Typically, package components 28 contain the same
circuitry, such as devices and metallization patterns, although the
dies may have different circuitry. The singulation may be through
blade sawing, laser dicing, or the like.
[0019] Each of package components 28 may include one or more logic
dies (e.g., central processing unit, graphics processing unit,
field-programmable gate array (FPGA), system-on-chip (SOC) dies,
microcontroller, or the like), memory dies (e.g., dynamic random
access memory (DRAM) die, static random access memory (SRAM) die,
or the like), power management dies (e.g., power management
integrated circuit (PMIC) die), radio frequency (RF) dies, sensor
dies, micro-electro-mechanical-system (MEMS) dies, signal
processing dies (e.g., digital signal processing (DSP) die),
front-end dies (e.g., analog front-end (AFE) dies), the like, or a
combination thereof.
[0020] FIGS. 3-5 and 7-14 illustrate the cross-sectional views of
intermediate stages in the packaging of package components and
dummy dies, which are bonded to other package components. The
respective processes are shown as process flow 400 as shown in FIG.
23. In FIGS. 3-5 and 7-14, interposers are used as an example of
the package components 36, on which other package components are
bonded thereon. It is appreciated that other types of package
components such as package substrates (cored or coreless),
packages, or the like, may also be used as package components
36.
[0021] FIG. 3 illustrates package component 32 in accordance with
some embodiments, which comprises one or more components 36 during
processing. Package component 32 may be an interposer wafer, which
is free from active devices (such as transistors and diodes) and
passive devices (such as resistors, capacitors, inductors, or the
like) therein. Package component 32 may also be a device wafer
including active and/or passive devices. The substrate 34 may be a
semiconductor substrate or a dielectric substrate. When being a
semiconductor substrate, substrate 34 may be a bulk semiconductor
substrate, a silicon-on-insulator (SOI) substrate, a multi-layered
semiconductor substrate, or the like. The semiconductor material of
the substrate 34 may be silicon, germanium, a compound
semiconductor including silicon germanium, silicon carbide, gallium
arsenic, gallium phosphide, indium phosphide, indium arsenide,
and/or indium antimonide; an alloy semiconductor including SiGe,
GaAsP, AlInAs, AlGaAs, GaInAs, GaInP, and/or GaInAsP; or
combinations thereof. Other substrates, such as multi-layered or
gradient substrates, may also be used. The substrate 34 may be
doped or undoped. Package component 32 may also be a package
substrate, which may include a core or may be a core-less
substrate.
[0022] Through-vias (TVs) 38 are formed to extend from a first
surface 37 of substrate 34 into substrate 34. The TVs 38 are also
sometimes referred to as through-substrate vias or through-silicon
vias when substrate 34 is a silicon substrate. The TVs 38 may be
formed by forming recesses in the substrate 34 by, for example,
etching, milling, laser techniques, a combination thereof, and/or
the like. A thin dielectric material may be formed in the recesses,
such as by using an oxidation process or a conformal deposition
process. A thin barrier layer may be conformally deposited over the
front side of the substrate 34 and in the openings, such as by CVD,
ALD, PVD, thermal oxidation, a combination thereof, and/or the
like. A conductive material may be deposited over the thin barrier
layer and in the openings. The conductive material may be formed by
an electro-chemical plating process, CVD, ALD, PVD, a combination
thereof, and/or the like. Examples of conductive materials are
copper, tungsten, aluminum, silver, gold, a combination thereof,
and/or the like. Excess portions of conductive material and barrier
layer are removed from the front side of the substrate 34 by, for
example, CMP. Thus, the TVs 38 may comprise a conductive material
and a thin barrier layer between the conductive material and the
substrate 34.
[0023] Redistribution structure 40 is formed over the first surface
37 of the substrate 34, and is used to electrically connect the
integrated circuit devices, if any, and/or TVs 38 together and/or
to external devices. The redistribution structure 40 may include
one or more dielectric layer(s) and respective metallization
pattern(s) in the dielectric layer(s). The metallization patterns
may comprise vias and/or traces to interconnect any devices and/or
TVs 38 together and/or to an external device. The metallization
patterns are sometimes referred to as Redistribution Lines (RDLs).
The dielectric layers may comprise silicon oxide, silicon nitride,
silicon carbide, silicon oxynitride, low-K dielectric material,
such as PSG, BPSG, FSG, SiO.sub.xC.sub.y, Spin-On-Glass,
Spin-On-Polymers, silicon carbon material, compounds thereof,
composites thereof, combinations thereof, or the like. The
dielectric layers may be deposited by any suitable method known in
the art, such as spin-on coating, CVD, PECVD, HDP-CVD, or the like.
A metallization pattern may be formed in the dielectric layer, for
example, by using photolithography techniques to deposit and
pattern a photoresist material on the dielectric layer to expose
portions of the dielectric layer that are to become the
metallization pattern. An etch process, such as an anisotropic dry
etch process, may be used to create recesses and/or openings in the
dielectric layer corresponding to the exposed portions of the
dielectric layer. The recesses and/or openings may be lined with a
diffusion barrier layer and filled with a conductive material. The
diffusion barrier layer may comprise one or more layers of TaN, Ta,
TiN, Ti, CoW, or the like, deposited by ALD, or the like, and the
conductive material may comprise copper, aluminum, tungsten,
silver, and combinations thereof, or the like, deposited by CVD,
PVC, or the like. Any excessive diffusion barrier layer and/or
conductive material on the dielectric layer may be removed, for
example, by using a CMP process.
[0024] Electrical connectors 41/42 are formed at the top surface of
the redistribution structure 40 on conductive pads. In accordance
with some embodiments, the conductive pads include
under-bump-metallurgies (UBMs). In the illustrated embodiment, the
pads are formed in openings of the dielectric layers of the
redistribution structure 40. In another embodiment, the pads (UBMs)
can extend through an opening of a dielectric layer of the
redistribution structure 40 and also extend across the top surface
of the redistribution structure 40.
[0025] In accordance with some embodiments, the electrical
connectors 41/42 include a metal pillar 41 with a metal cap layer
42, which may be a solder cap, over the metal pillar 41. The
electrical connectors 41/42 including the pillars 41 and the cap
layers 42 are sometimes referred to as micro bumps 41/42. In
accordance with some embodiments, the metal pillars 41 include a
conductive material such as copper, aluminum, gold, nickel,
palladium, the like, or a combination thereof and may be formed by
sputtering, printing, electro plating, electroless plating, CVD, or
the like. The metal pillars 41 may be solder-free and have
substantially vertical sidewalls. In accordance with some
embodiments, a metal cap layer 42 is formed on the top of the metal
pillar 41. The metal cap layer 42 may include nickel, tin,
tin-lead, gold, copper, silver, palladium, indium,
nickel-palladium-gold, nickel-gold, the like, or a combination
thereof and may be formed by a plating process.
[0026] In FIG. 4, package components 28 and 44 are bonded to a
first side of the components 36, for example, through flip-chip
bonding by way of the electrical connectors 41/42 and the metal
pillars 43 on the package components 28/44 to form conductive
joints 39. The respective process is illustrated as process 402 in
the process flow 400 shown in FIG. 23. The metal pillars 43 may be
similar to the metal pillars 41 and the description is not repeated
herein. The package components 28 and the package component 44 may
be placed on the electrical connectors 41/42 using, for example, a
pick-and-place tool.
[0027] The package component 44 may be formed through similar
processing as described above in reference to package components
28. In accordance with some embodiments, the package component 44
include one or more memory dies, such as a stack of memory dies
(e.g., DRAM dies, SRAM dies, High-Bandwidth Memory (HBM) dies,
Hybrid Memory Cubes (HMC) dies, low-power (LP) double data rate
(DDR) memory modules, or the like). In the stack of memory dies
embodiments, a package component 44 can include both memory dies
and a memory controller, such as, for example, a stack of four or
eight memory dies with a memory controller. Also, in accordance
with some embodiments, the package component 44 may be different
sizes (e.g., different heights and/or surface areas), and in other
embodiments, the package component 44 may be the same size (e.g.,
same heights and/or surface areas).
[0028] In accordance with some embodiments, the package component
44 may have similar heights as those of package components 28 (as
shown in FIG. 4) or in accordance with some embodiments, package
components 28 and 44 may be of different heights.
[0029] A package component 44 includes a main body 46, an
interconnect structure 48, and electrical connectors 50. The main
body 46 of the package component 44 may comprise any number of
dies, substrates, transistors, active devices, passive devices, or
the like. In an embodiment, the main body 46 may include a bulk
semiconductor substrate, semiconductor-on-insulator (SOI)
substrate, multi-layered semiconductor substrate, or the like. The
semiconductor material of the main body 46 may be selected from the
similar candidate materials and structure of substrate 20. Devices,
such as transistors, capacitors, resistors, diodes, and the like,
may be formed in and/or on an active surface.
[0030] An interconnect structure 48 comprising one or more
dielectric layer(s) and respective metallization pattern(s) is
formed on the active surface of the package component 44. The
metallization pattern(s) in the dielectric layer(s) may route
electrical signals between the devices, such as by using vias
and/or traces, and may also contain various electrical devices,
such as capacitors, resistors, inductors, or the like. The various
devices and metallization patterns may be interconnected to perform
electrical functions. Additionally, electrical connectors 50, such
as conductive pillars (for example, comprising a metal such as
copper), are formed in and/or on the interconnect structure 48 to
provide an external electrical connection to the circuitry and
devices. In accordance with some embodiments, the electrical
connectors 50 protrude from the interconnect structure 48 to form
pillar structure to be utilized when bonding the package component
44 to other structures. One of ordinary skill in the art will
appreciate that the above examples are provided for illustrative
purposes. Other circuitry may be used as appropriate for a given
application.
[0031] The conductive joints 39 electrically couple the circuits in
package components 28 and 44 through interconnect structures 48 and
24 and electrical connectors 50 and 26, respectively, to TVs 38 in
components 36.
[0032] The bonding between package components 28 and 44 and the
components 36 may be solder bonding or direct metal-to-metal (such
as a copper-to-copper) bonding. In an embodiment, package
components 28 and package component 44 are bonded to components 36
through a reflow process. During this reflow process, the
electrical connectors 41/42/43 are in contact with the electrical
connectors 26 and 50, respectively, and the pads of the
redistribution structure 40 to physically and electrically couple
the package components 28 and the package component 44 to the
package components 36.
[0033] In FIG. 4 and subsequent figures, a first package region 45A
and a second package region 45B for the formation of a first
package and a second package, respectively, are illustrated. Scribe
line regions 47 are between adjacent package regions. As
illustrated in FIG. 4, a first die 28 and multiple second dies 44
are attached in each of the first package region 45A and the second
package region 45B.
[0034] In FIG. 5, an underfill material 52 is dispensed into the
gaps between package components 28/44, and the corresponding
underlying portions of redistribution structure 40. The respective
process is illustrated as process 404 in the process flow 400 shown
in FIG. 23. The underfill material 52 may extend up along the
sidewalls of package components 28 and the package component 44.
The underfill material 52 may be any acceptable material, such as a
polymer, epoxy, molding underfill, or the like. The underfill
material 52 may be formed by a capillary flow process after package
components 28 and 44 are attached.
[0035] FIGS. 6A, 6B, 6C, 6D, 6E, and 6F illustrate plan views of
package structures including dummy dies 54 being adhered to the
components 36. FIG. 7 is a cross-sectional view illustrating the
dummy dies 54 in the package structure. FIG. 7 is along the line
A-A of plan view FIG. 6C. The dummy dies 54 can be placed on the
components 36 by using, for example, a pick-and-place tool. In
FIGS. 6A, 6B, 6C, 6D, 6E, and 6F, "HBM" and "SOC" are marked as
example package components 44 and 28, respectively. It is
appreciated that package components 44 and 28 may be any other
types of devices whenever applicable.
[0036] In FIG. 6A, the dummy dies 54 are attached in the scribe
line regions 47 and have lengthwise directions extending along the
scribe line regions 47 that are along a first direction (e.g.
vertical direction of FIG. 6A). In FIG. 6B, the dummy dies 54 are
attached between adjacent package component 44 of the same region
45A and/or 45B. In FIG. 6C, the dummy dies 54 are attached in the
scribe line regions 47 and extend along the scribe line regions 47
that are along a first direction and second direction (e.g. both
vertical and horizontal directions of FIG. 6C) and also interposed
between adjacent package component 44 of the same region 45A and/or
45B.
[0037] In FIG. 6D, the dummy dies 54 are attached between adjacent
package component 44 of the same region 45A and/or 45B and are not
in the scribe line regions 47 but are near the scribe line regions
47. In FIG. 6E, the configuration of dummy dies 54 is similar to
the configuration of FIG. 6D, except that dummy dies 54 are also
attached near the corners of the regions 45A and/or 45B adjacent
the package component 44. Again, in this embodiment, the dummy dies
54 are not in the scribe line regions 47 but are near the scribe
line regions 47. In FIG. 6F, the dummy dies 54 are attached near
the corners of the regions 45A and/or 45B adjacent the package
component 44 and are not in the scribe line regions 47 but are near
the scribe line regions 47.
[0038] The dummy dies 54 being placed in or near the scribe line
regions 47 can help to prevent warpage during and after singulation
(see FIG. 13) of the packages in the first and second package
regions 45A and 45B. A significant part of the warpage occur due to
that there is a space 49 (FIG. 6A) between package components 44
and 28, in which molding compound will be filled. A dummy dies 54
(for example, FIG. 6A) includes a first portion in the space 49,
and second portions on opposite sides of the first portion. Dummy
dies 54 are rigid to prevent the warpage. For example, the
embodiment of FIG. 6C (and singulated package in FIG. 15C discussed
later) can reduce the warpage of the package by up to about 60% as
compared to a package without any dummy dies 54.
[0039] One way the dummy dies 54 can help to reduce warpage is to
provide support to the package during the actual singulation
process. Another way that the dummy dies 54 can prevent warpage is
to reduce the coefficient of thermal expansion (CTE) mismatch
between the components 36 and the subsequently formed encapsulant
58 (see FIG. 8) as the dummy dies 54 have a similar CTE to the
components 36 and they reduce the amount of encapsulant 58
necessary in the package.
[0040] Referring to FIG. 7, dummy dies 54 are adhered in the scribe
line regions 47 adjacent the package component 44. The respective
process is illustrated as process 406 in the process flow 400 shown
in FIG. 23. The dummy dies 54 are attached to the components 36
with attaching structures 56. In accordance with some embodiments,
the attaching structures 56 are adhesives that adhere the dummy
dies 54 to the corresponding components 36. In accordance with some
embodiments, the attaching structure 56 includes one or more metal
pillars with metal cap layers (sometimes referred to as micro
bumps) that bond the dummy dies 54 to the components. The dummy
dies 54 may be made of silicon, a dielectric material, the like, or
a combination thereof. In accordance with some embodiments, the
dummy dies 54 are blank dies, with the entirety formed of a
homogenous material such as silicon. No active devices, passive
devices, metal features, or the like are formed in dummy dies 54 in
accordance with some embodiments. Dummy dies 54 do not have
electrical functions. In accordance with some embodiments, the
dummy dies 54 are defective active dies that have been recycled as
dummy dies 54. In accordance with some embodiments, the top
surfaces of the dummy dies 54 are lower than the back sides of
either one or both of package components 28 and 44.
[0041] In the adhesive attaching structure 56 embodiments, the
adhesive 56 is on bottom surfaces of the dummy dies 54 and adheres
the dummy dies 54 to the components 36, such as the redistribution
structure 40 in the illustration. The adhesive 56 may be any
suitable adhesive, epoxy, die attach film (DAF), or the like. The
adhesive 56 may be applied to a bottom surface of the dummy dies 54
or may be applied over the surface of the redistribution structure
40. The dummy dies 54 may be adhered to the redistribution
structure 40 by the adhesive 56 using, for example, a
pick-and-place tool. Underfill 52 is disposed, and is then cured,
either before or after the dummy dies 54 are adhered.
[0042] In the micro bump attaching structure 56 embodiments, the
micro bumps 56 are formed on bottom surfaces of the dummy dies 54,
the top surfaces of the components 36, or both. The micro bumps 56
can be formed at a same time as micro bumps (e.g. electrical
connectors 41/42) that bond package components 28 and 44. The micro
bumps 56 bond the dummy dies 54 to the components 36, such as the
redistribution structure 40 in the illustration. The micro bumps 56
of the dummy dies 54 can be reflowed together with the electrical
connectors 41/42/43 of package components 28 and 44.
[0043] In FIG. 8, an encapsulant 58 is disposed/molded to
encapsulate package components 28 and 44 and dummy dies 54 therein.
The respective process is illustrated as process 408 in the process
flow 400 shown in FIG. 23. The encapsulant 58 may be a molding
compound, epoxy, or the like, and may be applied by compression
molding, transfer molding, or the like. Encapsulant 58 and
underfill 52 may be formed of different materials. A curing process
is performed to cure the encapsulant 58, such as a thermal curing,
an Ultra-Violet (UV) curing, or the like. In accordance with some
embodiments, the package components 28, the package component 44,
and the dummy dies 54 are buried in the encapsulant 58. After the
curing of the encapsulant 58, a planarization process such as a
Chemical Mechanical Polish (CMP) process or a mechanical grinding
process may be performed to remove excess portions of the
encapsulant 58, which excess portions are over top surfaces of
package components 28 and/or package component 44. The respective
process is illustrated as process 410 in the process flow 400 shown
in FIG. 23. Accordingly, the top surfaces of package components 28
and/or package components 44 are exposed, and are level with a top
surface of the encapsulant 58.
[0044] In accordance with some embodiments of the present
disclosure, the top surfaces of dummy dies 54 are lower than the
top surface of encapsulant 58. Accordingly, portions 58A of
encapsulant 58 cover dummy dies 54. The thickness T4 of portions
58A is great enough to provide adequate protection to dummy dies 54
from the undesirably chipping in the subsequent singulation process
as shown in FIG. 13. Otherwise, if thickness T4 is too small, in
the subsequent singulation process, portions 58A may chip or peel
from dummy dies 54. Thickness T4 also cannot be too big either.
Otherwise, dummy dies 54 will be thin, and their ability to prevent
the warpage of the resulting package is compromised. In accordance
with some embodiments, thickness T4 is greater than about 5 .mu.m,
and may be in the range between about 5 .mu.m and about 600
.mu.m.
[0045] FIGS. 9 through 12 illustrate the formation of the structure
on the second side of components 36. The respective process is
illustrated as process 412 in the process flow 400 shown in FIG.
23. In FIG. 9, the structure of FIG. 8 is flipped over to prepare
for the formation of the second side of components 36. Although not
shown, the structure may be placed on a carrier or a support
structure (not shown) for the processes of FIGS. 9 through 12. As
shown in FIG. 9, at this stage of processing, the substrate 34 and
redistribution structure 40 of the components 36 have a combined
thickness T1 in a range between about 50 .mu.m and about 415 .mu.m,
such as about 415 .mu.m. The dummy dies 54 (including attaching
structure 56) have a thickness T2 in a range from about 30 .mu.m to
about 415 .mu.m, such as about 400 .mu.m.
[0046] In FIG. 10, a thinning process is performed on the second
side of the substrate 34 to thin the substrate 34 to a second
surface 60 until TVs 38 are exposed. The thinning process may
include an etch-back process, a grinding process, the like, or a
combination thereof. In accordance with some embodiments, after the
thinning process, the substrate 34 and redistribution structure 40
of the components 36 have a combined thickness T3 in a range
between about 30 .mu.m and about 200 .mu.m, such as about 52
.mu.m.
[0047] In FIG. 11, a redistribution structure is formed on the
second surface 60 of the substrate 34, and is used to electrically
connect the TVs 38 together and/or to external devices. The
redistribution structure includes one or more dielectric layers 62
and metallization patterns 64 in the one or more dielectric layers
62. The metallization patterns may comprise vias and/or traces to
interconnect TVs 38 together and/or to an external device. The
metallization patterns 64 are sometimes referred to as
Redistribution Lines (RDLs). The dielectric layers 62 may comprise
silicon oxide, silicon nitride, silicon carbide, silicon
oxynitride, low-K dielectric material, such as PSG, BPSG, FSG,
SiO.sub.xC.sub.y, Spin-On-Glass, Spin-On-Polymers, silicon carbon
material, compounds thereof, composites thereof, combinations
thereof, or the like. The dielectric layers 62 may be deposited by
any suitable method known in the art, such as spinning, CVD, PECVD,
HDP-CVD, or the like. The metallization patterns 64 may be formed
in the dielectric layer 62, for example, by using damascene
processes.
[0048] In FIG. 12, electrical connectors 66 are also formed the
metallization patterns 64 and are electrically coupled to TVs 38.
The electrical connectors 66 are formed at the top surface of the
redistribution structure on the metallization patterns 64. In
accordance with some embodiments, the metallization patterns 64
include UBMs. In the illustrated embodiment, the pads are formed in
openings of the dielectric layers 62 of the redistribution
structure. In another embodiment, the pads (UBMs) can extend
through an opening of a dielectric layer 62 of the redistribution
structure and also extend across the top surface of the
redistribution structure.
[0049] In accordance with some embodiments, the electrical
connectors 66 are solder balls and/or metal bumps, such as ball
grid array (BGA) balls, C4 micro bumps, ENIG formed bumps, ENEPIG
formed bumps, or the like. The electrical connectors 66 may include
a conductive material such as solder, copper, aluminum, gold,
nickel, silver, palladium, tin, the like, or a combination thereof.
In another embodiment, the electrical connectors 66 are metal
pillars (such as a copper pillar) formed by a sputtering, printing,
electro plating, electroless plating, CVD, or the like. The metal
pillars may be solder free and have substantially vertical
sidewalls. In accordance with some embodiments, a metal cap layer
(not shown) is formed on the top of the metal pillar connectors 66.
The metal cap layer may include nickel, tin, tin-lead, gold,
silver, palladium, indium, nickel-palladium-gold, nickel-gold, the
like, or a combination thereof and may be formed by a plating
process.
[0050] The electrical connectors 66 may be used to bond to an
additional electrical component, which may be a semiconductor
substrate, a package substrate, a Printed Circuit Board (PCB), or
the like (see 300 in FIG. 14).
[0051] In FIG. 13, components 36 and dummy dies 54 are singulated
between adjacent regions 45A and 45B along scribe line regions 47
to form component packages 200. The respective process is
illustrated as process 414 in the process flow 400 shown in FIG.
23. Each component package 200 comprises, among other features,
package component 28, package component 36, package component 44,
and remaining portions 54' of the dummy dies 54. The singulation
may be by sawing, dicing, or the like, and may be performed using a
blade. Each of dummy dies 54 may have portions 54' left on opposite
sides of the respective kerf. As discussed above, the remaining
dummy die portions 54' help to reduce the stress and warpage caused
during and after the singulation process. Encapsulant portion 58A,
which covers dummy die 54, prevents dummy die 54 from chipping
during the singulation process. Otherwise, if portion 58A is not
formed, dummy die 54 may chip due to the mechanical force of the
dicing blade.
[0052] After the singulation process, the remaining portions 54' of
the dummy dies 54 have sidewall surfaces that are coterminous with
(flush with) the lateral extents of the component package 200 (see,
e.g., FIGS. 13 and 14).
[0053] FIG. 14 illustrates the attachment of a component package
200 on a package component 300 to form package 302. Electrical
connectors 66 are aligned to, and are put against, bond pads of the
package component 300. The electrical connectors 66 may be reflowed
to create a bond between the package component 300 and the
component 36. The package component 300 may comprise a package
substrate, such as a build-up substrate including a core therein, a
laminate substrate including a plurality of laminated dielectric
films, a printed circuit board (PCB), or the like. The package
component 300 may comprise electrical connectors (not shown), such
as solder balls, opposite the component package to allow the
package component 300 to be mounted to another device. An underfill
material (not shown) can be dispensed between the component package
200 and the package component 300 and surrounding the electrical
connectors 66. The underfill material may be any acceptable
material, such as a polymer, epoxy, molding underfill, or the
like.
[0054] FIGS. 15 through 19 illustrate the plane view and
cross-sectional views of intermediate stages in the formation of a
package structure in accordance with some embodiments of the
present disclosure. Unless specified otherwise, the materials and
the formation processes of the components in these embodiments are
essentially the same as the like components, which are denoted by
like reference numerals in the embodiments shown in FIGS. 1-5, 6A,
6B, 6C, 6D, 6E, 6F, and 7-14. The details regarding the formation
processes and the materials of the components shown in FIGS. 15
through 19 may thus be found in the discussion of the embodiment
shown in FIGS. 1-5, 6A, 6B, 6C, 6D, 6E, 6F, and 7-14. The initial
steps of these embodiments are essentially the same as shown in
FIGS. 1-5, 6A, 6B, 6C, 6D, 6E, and 6F.
[0055] FIG. 15 illustrates a plane view of dummy die 54 in
accordance with some embodiments. Dummy die 54 includes portion
54B, and portions 54A on opposite sides of dummy die portion 54B.
Dummy die portions 54A are thicker than portion 54B, hence forming
recess 55 over dummy die portion 54B, as shown in FIG. 16. For
example, as shown in FIG. 16, dummy die portions 54A have thickness
T5, and dummy die portion 54B has thickness T6 smaller than
thickness T5, resulting in recess 55 extending into dummy die 54.
In accordance with some embodiments, the difference (T5-T6) is
greater than about 5 .mu.m, and may be in the range between about 5
.mu.m and about 600 .mu.m. Width W1 (FIG. 15) of portion 54B is
greater than the kerf of the singulation process (FIG. 13) with
adequate process margin. Furthermore, width W1 is large enough, so
that there are remaining portions 54B left on opposite sides of the
kerf after the singulation. Width W1 may be greater than about 30
.mu.m, and may be in the range between about 50 .mu.m and about
1,000 .mu.m.
[0056] Referring to FIG. 16, dummy dies 54 are attached to package
component 32. In accordance with some embodiments, dummy die
portion 54B is in the middle of scribe line 47, and one of dummy
die portion 54A is between dummy die portion 54B and region 45A,
and the other one of dummy die portion 54A is between dummy die
portion 54B and region 45B.
[0057] FIG. 17 further illustrates the encapsulation with
encapsulant 58. In accordance with some embodiments, encapsulant 58
is disposed into the gaps between package components 28 and 44 and
dummy die 54. Also, encapsulant 58 is disposed into recesses 55 in
dummy dies 54. A planarization process is then performed to remove
excess encapsulant 58. After the planarization, encapsulant
portions 58B of encapsulant 58 remain in recesses 55, and have
thickness T4, which may be greater than about 5 .mu.m, and may be
in the range between about 5 .mu.m and about 600 .mu.m.
[0058] In subsequent processes, the processes shown in FIGS. 9
through 12 are performed on the structure shown in FIG. 17, the
resulting structure is shown in FIG. 18. The process details are
similar to what are shown in FIGS. 9 through 12, and hence are not
repeated herein. In the resulting package 200, a dummy die portion
54B has a sidewall exposed. Also, encapsulant portion 58B extends
from an edge of dummy die portion 54B to the edge of package 200,
and encapsulant portion 58B covers (with the structure viewed
upside down) dummy die portion 54B. In the singulation process to
form packages 200, encapsulant portion 58B prevents the chipping of
dummy die 54. The width W2 of portion 58B cannot be too small.
Otherwise, encapsulant portion 58B peels from dummy die 54. In
accordance with some embodiments, width W2 is greater than about 50
.mu.m, and may be in the range between about 60 .mu.m and about 500
.mu.m. FIG. 19 illustrates the bonding of package 200 to package
component 300 to form package 302.
[0059] FIGS. 20A, 20B, 20C, 20D, 20E, and 20F illustrate plan views
of the package structures 302 corresponding to each of the dummy
die 54 embodiments shown in FIGS. 6A, 6B, 6C, 6D, 6E, and 6F,
respectively. These embodiments are symmetrical with package
components 28 having package component 44 and dummy dies 54 on
opposite sides of package components 28.
[0060] FIGS. 21A, 21B, 21C, 21D, 21E, and 21F illustrate plan views
of a singulated package structure in other embodiments in each of
the dummy die 54 embodiments shown in FIGS. 6A, 6B, 6C, 6D, 6E, and
6F, respectively. In these embodiments, the singulated package
structures are asymmetric as the package component 44 and the dummy
dies 54 are only on one side (e.g. top side of plan view in FIGS.
21A, 21B, 21C, 21D, 21E, and 21F) of the die 28. These package
structures can be manufactured using similar materials, structures,
and processes as those described above in FIGS. 1 through 5 and 7
through 14, and the description is not repeated herein
[0061] FIGS. 22A, 22B, and 22C illustrate plan views at a similar
point of processing and similar in dummy die 54 configurations as
FIGS. 6A, 6B, and 6C, respectively, except that in these
embodiments, there are more package component 44 in each of the
package structures. These package structures can be manufactured
using similar materials, structures, and processes as those
described above in FIGS. 1 through 5 and 7 through 14, and the
description is not repeated herein.
[0062] FIG. 22D illustrates a plan view of another embodiment of a
dummy die 54 configuration similar to those in FIGS. 22A-22C,
except that in this embodiment, the dummy dies 54 are within the
regions 45A and 45B and are not in the scribe line regions 47.
These package structures can be manufactured using similar
materials, structures, and processes as those described above in
FIGS. 1 through 5 and 7 through 14, and the description is not
repeated herein. This type of configuration (e.g. no dummy dies 54
in the scribe line regions 47) can also be applied to any of the
prior configurations described above.
[0063] It is appreciated that the encapsulant portions 58A (FIG.
14) or encapsulant portions 58B (FIG. 19) may exist for each of the
packages formed based on FIGS. 6A, 6B, 6C, 6D, and 6D, and in each
of the packages shown in FIGS. 20A, 20B, 20C, 20D, 20E, and 20F,
FIGS. 21A, 21B, 21C, 21D, 21E, and 21F, and FIGS. 22A, 22B, 22C,
and 22D.
[0064] In above-illustrated embodiments, some processes and
features are discussed in accordance with some embodiments of the
present disclosure. Other features and processes may also be
included. For example, testing structures may be included to aid in
the verification testing of the 3D packaging or 3DIC devices. The
testing structures may include, for example, test pads formed in a
redistribution layer or on a substrate that allows the testing of
the 3D packaging or 3DIC, the use of probes and/or probe cards, and
the like. The verification testing may be performed on intermediate
structures as well as the final structure. Additionally, the
structures and methods disclosed herein may be used in conjunction
with testing methodologies that incorporate intermediate
verification of known good dies to increase the yield and decrease
costs.
[0065] The embodiments of the present disclosure have some
advantageous features. The dummy die(s) adjacent the active dies
can help to reduce the warpage of the corresponding package
structure. This reduction of the warpage of the package structure
enables a more reliable package structure. With some portions of
encapsulant left on top of the dummy dies, the undesirable chipping
of the dummy dies is prevented.
[0066] In accordance with some embodiments of the present
disclosure, a method comprises bonding a second package component
to a first package component; bonding a third package component to
the first package component; attaching a dummy die to the first
package component; encapsulating the second package component, the
third package component, and the dummy die in an encapsulant;
performing a planarization process to level a top surface of the
second package component with a top surface of the encapsulant,
wherein after the planarization process, an upper portion of the
encapsulant overlaps the dummy die; and sawing-through the dummy
die to separate the dummy die into a first dummy die portion and a
second dummy die portion, wherein the upper portion of the
encapsulant is sawed through. In an embodiment, the upper portion
of the encapsulant has a thickness greater than about 5 .mu.m. In
an embodiment, the second package component and the third package
component are spaced apart from each other by a space, and wherein
the dummy die comprises: a first portion in the space; and second
portions on opposite sides of the space. In an embodiment, at a
time the dummy die is sawed through, an entirety of the dummy die
is covered by the encapsulant. In an embodiment, at a time the
dummy die is sawed through, the dummy die comprises a first top
surface that is exposed, and a second top surface covered by the
upper portion of the encapsulant. In an embodiment, the dummy die
comprises silicon. In an embodiment, the planarization process is
performed until the third package component is further
revealed.
[0067] In accordance with some embodiments of the present
disclosure, a method comprises bonding a first package component to
a second package component, wherein the first package component
comprises a device die; attaching a dummy die to the second package
component, wherein the dummy die comprises a recess; encapsulating
the first package component and the dummy die in an encapsulant,
wherein the encapsulant comprises a portion filling the recess; and
performing a singulation process using a blade to form a package,
wherein the package comprises the first package component, a
portion of the second package component, and a portion of the dummy
die, and wherein the blade cuts through the portion of the
encapsulant in the recess. In an embodiment, the portion of the
encapsulant in the recess is cut into two portions. In an
embodiment, the recess is elongated with a lengthwise direction,
and the blade cuts along the lengthwise direction. In an
embodiment, the method further comprises, after the encapsulating
and before the singulation process, performing a planarization
process to expose a surface of the dummy die. In an embodiment, the
portion of the encapsulant in the recess and cut through by the
blade has a thickness in a range between about 5 .mu.m and about
600 .mu.m. In an embodiment, when the singulation process is
performed, the first package component is exposed through the
encapsulant.
[0068] In accordance with some embodiments of the present
disclosure, a package of integrated circuits comprises a first
package component; a second package component over and bonded to
the first package component; a dummy die over and attached to the
first package component, wherein the dummy die has a first top
surface, and a second top surface lower than the first top surface;
and an encapsulant encapsulating the dummy die therein, wherein the
encapsulant comprises a first portion overlapping the second top
surface of the dummy die, and the first top surface of the dummy
die is exposed through the encapsulant. In an embodiment, the
second top surface extends to an edge of the package. In an
embodiment, a sidewall of the package comprises a sidewall of the
dummy die. In an embodiment, the encapsulant further comprises a
second portion between the dummy die and the first package
component. In an embodiment, the package further comprises a third
package component over and bonded to the first package component,
wherein in a plane view of the package, the dummy die has a
lengthwise direction, and wherein: a first straight line
originating from a first end of the dummy die and perpendicular to
the lengthwise direction crosses the second package component; and
a second straight line originating from a second end of the dummy
die and perpendicular to the lengthwise direction crosses the third
package component.
[0069] The foregoing outlines features of several embodiments so
that those skilled in the art may better understand the aspects of
the present disclosure. Those skilled in the art should appreciate
that they may readily use the present disclosure as a basis for
designing or modifying other processes and structures for carrying
out the same purposes and/or achieving the same advantages of the
embodiments introduced herein. Those skilled in the art should also
realize that such equivalent constructions do not depart from the
spirit and scope of the present disclosure, and that they may make
various changes, substitutions, and alterations herein without
departing from the spirit and scope of the present disclosure.
* * * * *