Wu; Tieh-Chiang

Patent Applications and Registrations

Patent applications and USPTO patent grants for Wu; Tieh-Chiang.The latest application filed is for "microelectronic devices and apparatuses having a patterned surface structure".

Company Profile

7.65.63

Wu; Tieh-Chiang - Taoyuan City TW
Wu; Tieh-Chiang - Taoyuan TW
Wu; Tieh-Chiang - I-Lan Hsien TW
Wu; Tieh-Chiang - Taoyuan County TW
Wu; Tieh-Chiang - Yilan County N/A TW
Wu; Tieh Chiang - Dayuan Township TW
Wu; Tieh-Chiang - Ilan TW
Wu; Tieh Chiang - Ilan Hsien TW
Wu; Tieh Chiang - Iian Hsien TW
Wu, Tieh-Chiang - IIan TW

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Microelectronic Devices And Apparatuses Having A Patterned Surface Structure App 20210202417 - Shih; Shing-Yih ; et al.	2021-07-01
Semiconductor device comprising gate structure sidewalls having different angles Grant 11,024,629 - Wu June 1, 2	2021-06-01
Methods of forming microelectronic devices having a patterned surface structure Grant 10,950,564 - Shih , et al. March 16, 2	2021-03-16
Microelectronic devices including two contacts Grant 10,854,514 - Wu , et al. December 1, 2	2020-12-01
Semiconductor packages and devices Grant 10,825,783 - Shih , et al. November 3, 2	2020-11-03
Methods of fabricating a decoupling capacitor in a semiconductor structure Grant 10,741,636 - Wu A	2020-08-11
Semiconductor device comprising gate structure sidewalls having different angles Grant 10,468,416 - Wu No	2019-11-05
Semiconductor Device Comprising Gate Structure Sidewalls Having Different Angles App 20190326298 - Wu; Tieh-Chiang	2019-10-24
Methods of operating a memory device Grant 10,424,583 - Wu Sept	2019-09-24
Methods Of Forming Microelectronic Structures Having A Patterned Surface Structure App 20190273058 - Shih; Shing-Yih ; et al.	2019-09-05
Method for fabricating a memory device having two contacts Grant 10,388,564 - Wu , et al. A	2019-08-20
Microelectronic Devices Including Two Contacts App 20190252251 - Wu; Tieh-Chiang ; et al.	2019-08-15
Semiconductor package with embedded MIM capacitor, and method of fabricating thereof Grant 10,381,302 - Shih , et al. A	2019-08-13
Methods of forming microelectronic structures having a patterned surface structure Grant 10,354,966 - Shih , et al. July 16, 2	2019-07-16
Methods Of Fabricating A Semiconductor Structure Including Capacitor Structures App 20190074351 - Wu; Tieh-Chiang	2019-03-07
Semiconductor Devices Comprising Vias And Capacitors App 20180366540 - Wu; Tieh-Chiang ; et al.	2018-12-20
Methods Of Operating A Memory Device App 20180331110 - Wu; Tieh-Chiang	2018-11-15
Semiconductor package and fabrication method thereof Grant 10,128,212 - Shih , et al. November 13, 2	2018-11-13
Methods of fabricating a semiconductor structure Grant 10,121,849 - Wu , et al. November 6, 2	2018-11-06
Semiconductor Packages And Devices App 20180315718 - Shih; Shing-Yih ; et al.	2018-11-01
Methods Of Forming Semiconductor Structures Having A Patterned Surface Structure App 20180247906 - Shih; Shing-Yih ; et al.	2018-08-30
Methods of forming semiconductor packages including molding semiconductor chips of the semiconductor packages Grant 10,056,338 - Shih , et al. August 21, 2	2018-08-21
Memory device and fabricating method thereof Grant 10,020,310 - Wu July 10, 2	2018-07-10
Semiconductor Package With Embedded Mim Capacitor, And Method Of Fabricating Thereof App 20180190582 - SHIH; Shing-Yih ; et al.	2018-07-05
Mim Capacitor With Enhanced Capacitance App 20180190761 - Chiang; Hsu ; et al.	2018-07-05
Semiconductor structure having a patterned surface structure and semiconductor chips including such structures Grant 10,008,461 - Shih , et al. June 26, 2	2018-06-26
Method of manufacturing a PMOS transistor comprising a dual work function metal gate Grant 9,985,105 - Nieh , et al. May 29, 2	2018-05-29
Semiconductor Device Comprising Gate Structure Sidewalls Having Different Angles App 20170373069 - Wu; Tieh-Chiang	2017-12-28
Semiconductor Package And Fabrication Method Thereof App 20170365580 - Shih; Shing-Yih ; et al.	2017-12-21
Memory Device And Fabricating Method Thereof App 20170358583 - Wu; Tieh-Chiang	2017-12-14
Semiconductor package with sidewall-protected RDL interposer Grant 9,786,514 - Shih , et al. October 10, 2	2017-10-10
Semiconductor devices comprising gate structure sidewalls having different angles Grant 9,768,175 - Wu September 19, 2	2017-09-19
Semiconductor Package With Sidewall-protected Rdl Interposer App 20170263469 - Shih; Shing-Yih ; et al.	2017-09-14
Semiconductor package and fabrication method thereof Grant 9,761,559 - Shih , et al. September 12, 2	2017-09-12
Memory device and fabricating method thereof Grant 9,735,161 - Wu August 15, 2	2017-08-15
Semiconductor Structure And Fabricating Method Thereof App 20170213885 - Wu; Tieh-Chiang	2017-07-27
Method For Manufacturing A Package-on-package Assembly App 20170213801 - Wu; Tieh-Chiang ; et al.	2017-07-27
Memory Device And Method For Fabricating The Same App 20170200722 - WU; Tieh-Chiang ; et al.	2017-07-13
Method of fabricating a wafer level package Grant 9,704,790 - Wu , et al. July 11, 2	2017-07-11
Semiconductor Structure And Fabricating Method Thereof App 20170141185 - WU; Tieh-Chiang ; et al.	2017-05-18
Semiconductor Package And Method For Forming The Same App 20170117232 - SHIH; Shing-Yih ; et al.	2017-04-27
Memory Device And Fabricating Method Thereof App 20170069632 - WU; Tieh-Chiang	2017-03-09
Method For Manufacturing A Wafer Level Package App 20170062240 - Wu; Tieh-Chiang ; et al.	2017-03-02
Semiconductor package with sidewall-protected RDL interposer and fabrication method thereof Grant 9,570,369 - Shih , et al. February 14, 2	2017-02-14
Memory Device And Fabricating Method Thereof App 20170033100 - WU; Tieh-Chiang	2017-02-02
Semiconductor Device And Manufacturing Method Thereof App 20160372475 - WU; Tieh-Chiang	2016-12-22
Connector Structure And Manufacturing Method Thereof App 20160358868 - SHIH; Shing-Yih ; et al.	2016-12-08
Method For Fabricating Semiconductor Device App 20160351678 - Nieh; Shin-Yu ; et al.	2016-12-01
Memory Device App 20160343715 - WU; Tieh-Chiang	2016-11-24
Recess Array Device With Reduced Contact Resistance App 20160336413 - Wu; Tieh-Chiang	2016-11-17
Semiconductor device and manufacturing method thereof Grant 9,472,664 - Wu October 18, 2	2016-10-18
Wafer level package and fabrication method thereof Grant 9,449,935 - Shih , et al. September 20, 2	2016-09-20
Method for forming cell contact Grant 9,419,001 - Yang , et al. August 16, 2	2016-08-16
Semiconductor structure and manufacturing method thereof Grant 9,397,048 - Shih , et al. July 19, 2	2016-07-19
Recess array device Grant 9,379,197 - Wu , et al. June 28, 2	2016-06-28
Method for fabricating a recessed channel access transistor device Grant 9,343,547 - Wu , et al. May 17, 2	2016-05-17
Semiconductor device and method of making the same Grant 9,202,921 - Wu December 1, 2	2015-12-01
Method For Fabricating A Recessed Channel Access Transistor Device App 20150155367 - Wu; Tieh-Chiang ; et al.	2015-06-04
Recessed Channel Access Transistor Device And Fabrication Method Thereof App 20150123195 - Wu; Tieh-Chiang ; et al.	2015-05-07
Method of fabricating semiconductor device Grant 8,912,065 - Wu , et al. December 16, 2	2014-12-16
Memory device having buried bit line and vertical transistor and fabrication method thereof Grant 8,865,550 - Wu , et al. October 21, 2	2014-10-21
Semiconductor Device And Method For Fabricating The Same App 20140264640 - Nieh; Shin-Yu ; et al.	2014-09-18
Memory Device Having Buried Bit Line And Vertical Transistor And Fabrication Method Thereof App 20140213027 - Wu; Tieh-Chiang ; et al.	2014-07-31
Memory device having buried bit line and vertical transistor and fabrication method thereof Grant 8,759,907 - Wu , et al. June 24, 2	2014-06-24
Recessed gate transistor with cylindrical fins Grant 8,723,261 - Wu , et al. May 13, 2	2014-05-13
Slit recess channel gate Grant 8,698,235 - Wu , et al. April 15, 2	2014-04-15
Transistor device and method for manufacturing the same Grant 8,659,079 - Liao , et al. February 25, 2	2014-02-25
Semiconductor device and method for fabricating thereof Grant 8,648,407 - Wu , et al. February 11, 2	2014-02-11
Method of gate work function adjustment and metal gate transistor Grant 8,614,467 - Wu , et al. December 24, 2	2013-12-24
Method Of Fabricating Semiconductor Device App 20130337629 - Wu; Tieh-Chiang ; et al.	2013-12-19
Vertical transistor and array of vertical transistor Grant 8,604,520 - Wu , et al. December 10, 2	2013-12-10
Transistor Device And Method For Manufacturing The Same App 20130320442 - Liao; Wei-Ming ; et al.	2013-12-05
Slit Recess Channel Gate App 20130307067 - Wu; Tieh-Chiang ; et al.	2013-11-21
Capacitor formation for a pumping circuit Grant 8,587,047 - Ting , et al. November 19, 2	2013-11-19
Corner transistor and method of fabricating the same Grant 8,552,478 - Wu , et al. October 8, 2	2013-10-08
Method of forming a slit recess channel gate Grant 8,530,306 - Wu , et al. September 10, 2	2013-09-10
Transistor with buried fins Grant 8,525,262 - Wu , et al. September 3, 2	2013-09-03
Method for fabricating a recessed channel access transistor device Grant 8,501,566 - Chou , et al. August 6, 2	2013-08-06
Semiconductor Device And Method For Fabricating Thereof App 20130181277 - Wu; Tieh-Chiang ; et al.	2013-07-18
Transistor Structure And Method For Preparing The Same App 20130161734 - WU; Tieh Chiang	2013-06-27
Power device with trenched gate structure and method of fabricating the same Grant 8,415,729 - Wu , et al. April 9, 2	2013-04-09
Corner Transistor And Method Of Fabricating The Same App 20130001658 - Wu; Tieh-Chiang ; et al.	2013-01-03
Recessed-gate transistor device having a dielectric layer with multi thicknesses and method of making the same Grant 8,343,829 - Wang , et al. January 1, 2	2013-01-01
Slit Recess Channel Gate and Method of Forming the Same App 20120299185 - Wu; Tieh-Chiang ; et al.	2012-11-29
Memory Device Having Buried Bit Line And Vertical Transistor And Fabrication Method Thereof App 20120273874 - Wu; Tieh-Chiang ; et al.	2012-11-01
Transistor With Buried Fins App 20120256257 - Wu; Tieh-Chiang ; et al.	2012-10-11
Power Device With Trenched Gate Structure And Method Of Fabricating The Same App 20120256230 - Wu; Tieh-Chiang ; et al.	2012-10-11
Recessed Gate Transistor With Cylindrical Fins App 20120256256 - Wu; Tieh-Chiang ; et al.	2012-10-11
Recessed Trench Gate Structure And Method Of Fabricating The Same App 20120256255 - Wu; Tieh-Chiang ; et al.	2012-10-11
Method Of Gate Work Function Adjustment And Metal Gate Transistor App 20120256279 - Wu; Tieh-Chiang ; et al.	2012-10-11
Transistor Structure And Method For Preparing The Same App 20120235228 - Huang; Chin Ling ; et al.	2012-09-20
Recessed-gate Transistor Device Having A Dielectric Layer With Multi Thicknesses And Method Of Making The Same App 20110256697 - Wang; Jer-Chyi ; et al.	2011-10-20
Semiconductor Device And Method Of Making The Same App 20110241093 - Wu; Tieh-Chiang	2011-10-06
Recessed-gate transistor device having a dielectric layer with multi thicknesses and method of making the same Grant 7,994,559 - Wang , et al. August 9, 2	2011-08-09
Vertical Transistor And Array Of Vertical Transistor App 20110079823 - Wu; Tieh-Chiang ; et al.	2011-04-07
Capacitor Formation For A Pumping Circuit App 20090189251 - Ting; Yu-Wei ; et al.	2009-07-30
Recessed-gate Transistor Device Having A Dielectric Layer With Multi Thicknesses And Method Of Making The Same App 20090114968 - Wang; Jer-Chyi ; et al.	2009-05-07
Dynamic Random Access Memory Cell Layout And Fabrication Method Thereof App 20070152263 - Chang; Ming-Cheng ; et al.	2007-07-05
Memory device and fabrication method thereof Grant 7,091,545 - Wu , et al. August 15, 2	2006-08-15
Method for eliminating inverse narrow width effects in the fabrication of DRAM device Grant 7,078,315 - Chang , et al. July 18, 2	2006-07-18
Dynamic random access memory cell layout and fabrication method thereof Grant 6,919,245 - Chang , et al. July 19, 2	2005-07-19
Memory device and fabrication method thereof App 20050104109 - Wu, Tieh Chiang ; et al.	2005-05-19
Dynamic random access memory cell layout and fabrication method thereof App 20050082590 - Chang, Ming-Cheng ; et al.	2005-04-21
Memory device and fabrication method thereof Grant 6,875,654 - Wu , et al. April 5, 2	2005-04-05
Semiconductor device having trench top isolation layer and method for forming the same Grant 6,872,619 - Chen , et al. March 29, 2	2005-03-29
Dynamic random access memory cell layout and fabrication method thereof App 20050045936 - Chang, Ming-Cheng ; et al.	2005-03-03
Memory device with vertical transistors and deep trench capacitors and manufacturing method thereof App 20050001286 - Wu, Chang-Rong ; et al.	2005-01-06
Method for eliminating inverse narrow width effects in the fabrication of DRAM device App 20050003608 - Chang, Ming-Cheng ; et al.	2005-01-06
Semiconductor Device Having Trench Top Isolation Layer And Method For Forming The Same App 20040209422 - Chen, Yi-Nan ; et al.	2004-10-21
Memory device and fabrication method thereof App 20040115927 - Wu, Tieh Chiang ; et al.	2004-06-17

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.