Derderian; Garo

Patent Applications and Registrations

Patent applications and USPTO patent grants for Derderian; Garo.The latest application filed is for "memory cell".

Company Profile

0.16.19

Derderian; Garo - Saratoga Springs NY
Derderian; Garo - Manassas VA US
Derderian; Garo - Boise ID

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
MOL contact metallization scheme for improved yield and device reliability Grant 9,396,995 - Patil , et al. July 19, 2	2016-07-19
NRAM arrays with nanotube blocks, nanotube traces, and nanotube planes and methods of making same Grant 8,587,989 - Manning , et al. November 19, 2	2013-11-19
Memory Cell App 20110133265 - Derderian; Garo ; et al.	2011-06-09
Floating-gate memory cell and memory device and electronic system therewith Grant 7,898,017 - Derderian , et al. March 1, 2	2011-03-01
Nram Arrays With Nanotube Blocks, Nanotube Traces, And Nanotube Planes And Methods Of Making Same App 20100001267 - MANNING; H.M. ; et al.	2010-01-07
Thin gate stack structure for non-volatile memory cells and methods for forming the same App 20090067256 - Bhattacharyya; Arup ; et al.	2009-03-12
Protection of tunnel dielectric using epitaxial silicon Grant 7,390,710 - Derderian , et al. June 24, 2	2008-06-24
NAND memory arrays and methods Grant 7,276,414 - Violette , et al. October 2, 2	2007-10-02
Methods for forming and integrated circuit structures containing ruthenium and tungsten containing layers Grant 7,253,076 - Agarwal , et al. August 7, 2	2007-08-07
Method of filling a high aspect ratio trench isolation region and resulting structure App 20070170542 - Derderian; Garo	2007-07-26
NAND memory arrays App 20070063262 - Violette; Michael ; et al.	2007-03-22
Floating-gate memory cell App 20070063259 - Derderian; Garo ; et al.	2007-03-22
Methods for forming rough ruthenium-containing layers and structures/methods using same Grant 7,144,810 - Derderian , et al. December 5, 2	2006-12-05
NAND memory arrays App 20060258093 - Violette; Michael ; et al.	2006-11-16
Methods for forming and integrated circuit structures containing ruthenium and tungsten containing layers App 20060076597 - Agarwal; Vishnu K. ; et al.	2006-04-13
Protection of tunnel dielectric using epitaxial silicon App 20060043456 - Derderian; Garo ; et al.	2006-03-02
NAND memory arrays and methods App 20060040447 - Violette; Michael ; et al.	2006-02-23
Methods for forming rough ruthenium-containing layers and structures/methods using same App 20050208741 - Derderian, Garo ; et al.	2005-09-22
Methods for forming rough ruthenium-containing layers and structures/methods using same Grant 6,897,160 - Derderian , et al. May 24, 2	2005-05-24
Methods for use in forming a capacitor and structures resulting from same Grant 6,890,814 - Sandhu , et al. May 10, 2	2005-05-10
Methods for forming and integrated circuit structures containing ruthenium and tungsten containing layers Grant 6,833,576 - Agarwal , et al. December 21, 2	2004-12-21
Methods for forming rough ruthenium-containing layers and structures/methods using same Grant 6,784,504 - Derderian , et al. August 31, 2	2004-08-31
Methods for use in forming a capacitor and structures resulting from same App 20040166646 - Sandhu, Gurtej S. ; et al.	2004-08-26
Methods for use in forming a capacitor and structures resulting from same Grant 6,696,745 - Sandhu , et al. February 24, 2	2004-02-24
Methods for forming and integrated circuit structures containing ruthenium and tungsten containing layers Grant 6,596,583 - Agarwal , et al. July 22, 2	2003-07-22
Methods for use in forming a capacitor and structures resulting from same App 20030113975 - Sandhu, Gurtej S. ; et al.	2003-06-19
Methods for forming and integrated circuit structures containing ruthenium and tungsten containing layers App 20030003697 - Agarwal, Vishnu K. ; et al.	2003-01-02
Methods for forming rough ruthenium-containing layers and structures/methods using same Grant 6,429,127 - Derderian , et al. August 6, 2	2002-08-06
Methods for forming rough ruthenium-containing layers and structures/methods using same App 20020058415 - Derderian, Garo ; et al.	2002-05-16
Methods for forming rough ruthenium-containing layers and structures/methods using same App 20020058414 - Derderian, Garo ; et al.	2002-05-16
Methods for forming and integrated circuit structures containing ruthenium and tungsten containing layers App 20020055235 - Agarwal, Vishnu K. ; et al.	2002-05-09
Structures formed using excess oxygen containing material Grant 6,376,327 - Sandhu , et al. April 23, 2	2002-04-23
Methods for forming and integrated circuit structures containing ruthenium and tungsten containing layers App 20020037630 - Agarwal, Vishnu K. ; et al.	2002-03-28
Structures formed using excess oxygen containing material App 20010001068 - Sandhu, Gurtej S. ; et al.	2001-05-10

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.