Circuit board

Takahashi , et al. August 15, 2

Patent Grant D794586

U.S. patent number D794,586 [Application Number D/560,294] was granted by the patent office on 2017-08-15 for circuit board. This patent grant is currently assigned to Mitsubishi Electric Corporation. The grantee listed for this patent is MITSUBISHI ELECTRIC CORPORATION. Invention is credited to Naoki Mori, Kazunori Takahashi.


United States Patent D794,586
Takahashi ,   et al. August 15, 2017

Circuit board

Claims

CLAIM The ornamental design for a circuit board, as shown and described.
Inventors: Takahashi; Kazunori (Tokyo, JP), Mori; Naoki (Tokyo, JP)
Applicant:
Name City State Country Type

MITSUBISHI ELECTRIC CORPORATION

Tokyo

N/A

JP
Assignee: Mitsubishi Electric Corporation (Tokyo, JP)
Appl. No.: D/560,294
Filed: April 5, 2016

Foreign Application Priority Data

Nov 12, 2015 [JP] 2015-025297
Current U.S. Class: D13/182
Current International Class: 1303
Field of Search: ;D13/182 ;174/68.1,250,253,255,256 ;318/567,568.1 ;361/600,601,718,719,720,728,736,748,751,752,760,761,807 ;439/55,65,68,69,76.1,92,93,95

References Cited [Referenced By]

U.S. Patent Documents
3072734 January 1963 Fox
D255351 June 1980 Pettijohn
D292698 November 1987 DeVita
5296652 March 1994 Miller, Jr.
D357228 April 1995 Anton
D359476 June 1995 Sakashita
D376134 December 1996 Anton
D396449 July 1998 Taylor
D430856 September 2000 Wilkerson
6613988 September 2003 Powers
D485536 January 2004 Dang
6760225 July 2004 Chen
D508681 August 2005 Enderlein
D525213 July 2006 Enderlein
D611014 March 2010 Huang
D639756 June 2011 Greene, Jr.
D642546 August 2011 Greene, Jr.
D738833 September 2015 Quintana
D774478 December 2016 Li
2009/0268390 October 2009 King
Primary Examiner: Oswecki; Elizabeth J
Attorney, Agent or Firm: Studebaker & Brackett PC

Description



FIG. 1 is a rear, top, left side perspective view of a circuit board showing our new design;

FIG. 2 is a front view thereof;

FIG. 3 is a rear view thereof;

FIG. 4 is a left side view thereof;

FIG. 5 is a right side view thereof;

FIG. 6 is a top view thereof;

FIG. 7 is a bottom view thereof; and,

FIG. 8 is another perspective view shown in a used condition in a device shown in broken lines.

The broken line showing of the circuit board is included for the purpose of illustrating portions of the circuit board and forms no part of the claimed design. The dot and dashed lines mean a boundary between the claimed portion and the non-claimed portion.

* * * * *


uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed