Portion of a substrate for an electronic circuit

Moriai , et al. January 8, 2

Patent Grant D673922

U.S. patent number D673,922 [Application Number D/393,921] was granted by the patent office on 2013-01-08 for portion of a substrate for an electronic circuit. This patent grant is currently assigned to Kabushiki Kaisha Toshiba. Invention is credited to Toyokazu Eguchi, Takakatsu Moriai, Isao Ozawa.


United States Patent D673,922
Moriai ,   et al. January 8, 2013

Portion of a substrate for an electronic circuit

Claims

CLAIM The ornamental design for a portion of a substrate for an electronic circuit, as shown and described.
Inventors: Moriai; Takakatsu (Honjo, JP), Ozawa; Isao (Chigasaki, JP), Eguchi; Toyokazu (Inagi, JP)
Assignee: Kabushiki Kaisha Toshiba (JP)
Appl. No.: D/393,921
Filed: June 10, 2011

Foreign Application Priority Data

Apr 21, 2011 [JP] 2011-009238
Current U.S. Class: D13/182
Current International Class: 1303
Field of Search: ;D13/182 ;257/678,690 ;361/679.31,719,720,752,777,820

References Cited [Referenced By]

U.S. Patent Documents
5973399 October 1999 Stark et al.
6101096 August 2000 MacGregor et al.
D432096 October 2000 Jeon et al.
6930889 August 2005 Harrison et al.
7315454 January 2008 Schuster
7473991 January 2009 Hiura et al.
7489025 February 2009 Chen et al.
7502231 March 2009 Hwang et al.
7685337 March 2010 Merry et al.
8040680 October 2011 Tsukazawa
8189328 May 2012 Kanapathippillai et al.
8199521 June 2012 Muff
2003/0006064 January 2003 Gall et al.
2003/0094628 May 2003 Yeh et al.
2006/0186520 August 2006 Toba et al.
2007/0274032 November 2007 Ni et al.
2008/0089020 April 2008 Hiew et al.
2008/0123318 May 2008 Lam
2008/0137278 June 2008 Chih
2008/0200041 August 2008 Lin et al.
2009/0279243 November 2009 Amidi et al.
2010/0296236 November 2010 Schuette
2011/0051351 March 2011 Harashima
2011/0063790 March 2011 Park et al.
Foreign Patent Documents
1104233 Mar 2001 JP
Primary Examiner: Sikder; Selina
Attorney, Agent or Firm: Banner & Witcoff, Ltd.

Description



FIG. 1 is a front, bottom and left side perspective view of a portion of a substrate for an electronic circuit, showing our new design;

FIG. 2 is a top plan view thereof;

FIG. 3 is a left side elevational view thereof;

FIG. 4 is a front elevational view thereof;

FIG. 5 is a right side elevational view thereof;

FIG. 6 is a bottom plan view thereof; and,

FIG. 7 is a rear elevational view thereof.

The uneven spaced broken lines define the bounds of the claimed design and form no part thereof. The even spaced broken line showing of the substrate for an electronic circuit is for illustrative purpose only and forms no part of the claimed design.

* * * * *


uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed