Module with built-in integrated circuits for use with IC cards

Ikeda June 24, 2

Patent Grant D571810

U.S. patent number D571,810 [Application Number D/268,869] was granted by the patent office on 2008-06-24 for module with built-in integrated circuits for use with ic cards. This patent grant is currently assigned to Kabushiki Kaisha Toshiba. Invention is credited to Hidetaka Ikeda.


United States Patent D571,810
Ikeda June 24, 2008

Module with built-in integrated circuits for use with IC cards

Claims

CLAIM We claim the ornamental design for a module with built-in integrated circuits for use with IC cards, as shown and described.
Inventors: Ikeda; Hidetaka (Yokohama, JP)
Assignee: Kabushiki Kaisha Toshiba (JP)
Appl. No.: D/268,869
Filed: November 15, 2006

Foreign Application Priority Data

Jun 20, 2006 [JP] 2006-016006
Current U.S. Class: D14/437
Current International Class: 1402
Field of Search: ;D14/435-437,478-480,485-495,474 ;D13/182 ;369/275.1-275.5,44.26,284,286,100,52.1,272,273,280-288 ;283/81 ;720/718 ;435/6,287.2 ;604/891.1 ;216/2 ;D11/80 ;235/492,488 ;361/737

References Cited [Referenced By]

U.S. Patent Documents
5027190 June 1991 Haghiri-Tehrani et al.
D327883 July 1992 Gloton
D328599 August 1992 Gloton
D357909 May 1995 Gloton
D358142 May 1995 Gloton
D365092 December 1995 Mundigl et al.
D387746 December 1997 Ishihara
D388066 December 1997 Ishihara
D389130 January 1998 Ishihara
D412164 July 1999 Laviron et al.
D412888 August 1999 Coveley
6076737 June 2000 Gogami et al.
D427577 July 2000 Haas et al.
D456414 April 2002 Turin
6641049 November 2003 Luu
Foreign Patent Documents
981863 May 1997 JP
1196836 Feb 2004 JP
Primary Examiner: Tung; Melanie
Assistant Examiner: Lee; Susan Moon
Attorney, Agent or Firm: Banner & Witcoff, Ltd.

Description



FIG. 1 is a perspective view of a module with built-in integrated circuits for use with IC cards showing my new design,

FIG. 2 is a front elevational view thereof,

FIG. 3 is a rear elevational view thereof,

FIG. 4 is a left side elevational view thereof,

FIG. 5 is a right side elevational view thereof,

FIG. 6 is a top plan view thereof,

FIG. 7 is a bottom plan view thereof; and,

FIG. 8 is a reduced reference view showing the article in use thereof.

The portions shown in broken lines are for illustrative purposes only and form no part of the claimed design.

* * * * *


uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed