U.S. patent application number 16/733362 was filed with the patent office on 2022-06-09 for sensor-based non-uniform cooling.
The applicant listed for this patent is International Business Machines Corporation. Invention is credited to Pradip Bose, Alper Buyuktosunoglu, Timothy Joseph Chainer, Pritish Ranjan Parida, Augusto Javier Vega.
Application Number | 20220179465 16/733362 |
Document ID | / |
Family ID | 1000005121815 |
Filed Date | 2022-06-09 |
United States Patent
Application |
20220179465 |
Kind Code |
A1 |
Bose; Pradip ; et
al. |
June 9, 2022 |
SENSOR-BASED NON-UNIFORM COOLING
Abstract
Techniques for inducing non-uniform cooling are described.
According to an embodiment, a system is provided. The system can
comprise at least one processor device that executes components
stored in a memory, wherein the components comprise: a flow control
device that distributes coolant to a location of the at least one
processor device; and a sensor controller component that detects a
location of a thermal anomaly of the at least one processor device.
The components can also comprise a cooling controller component
that adjusts the flow control device to direct the coolant to the
location of the thermal anomaly.
Inventors: |
Bose; Pradip; (Yorktown
Heights, NY) ; Buyuktosunoglu; Alper; (White Plains,
NY) ; Chainer; Timothy Joseph; (Putnam Valley,
NY) ; Parida; Pritish Ranjan; (Fishkill, NY) ;
Vega; Augusto Javier; (Astoria, NY) |
|
Applicant: |
Name |
City |
State |
Country |
Type |
International Business Machines Corporation |
Armonk |
NY |
US |
|
|
Family ID: |
1000005121815 |
Appl. No.: |
16/733362 |
Filed: |
January 3, 2020 |
Related U.S. Patent Documents
|
|
|
|
|
|
Application
Number |
Filing Date |
Patent Number |
|
|
15277725 |
Sep 27, 2016 |
10558249 |
|
|
16733362 |
|
|
|
|
Current U.S.
Class: |
1/1 |
Current CPC
Class: |
G05D 23/1932 20130101;
G06F 1/20 20130101; G05B 2219/50324 20130101 |
International
Class: |
G06F 1/20 20060101
G06F001/20; G05D 23/19 20060101 G05D023/19 |
Goverment Interests
STATEMENT REGARDING FEDERALLY SPONSORED RESEARCH OR DEVELOPMENT
[0001] This invention was made with Government support under
Contract Nos.: FA8650-14-C-7466, HR0011-13-C-0022 awarded by
Defense Advanced Research Projects Agency (DARPA). The Government
has certain rights in this invention.
Claims
1. A system, comprising: at least one processor device that
executes components stored in a memory, wherein the components
comprise: a flow control device that distributes coolant through a
channel embedded within a substrate of the at least one processor
device; and a cooling controller component that adjusts the flow
control device to direct the coolant to the substrate of the at
least one processor device based on a determination that the at
least one processor device is experiencing a thermal anomaly,
wherein the coolant is transferred from a condenser to a wet/dry
cooler via an outlet of the channel where heat of the at least one
processor device is dissipated.
2. The system of claim 1, wherein the flow control device comprises
micro-valves adapted to provide the coolant to the location of the
thermal anomaly.
3. The system of claim 2, wherein the components further comprise:
a communication component that generates a notification of a
detection of the thermal anomaly.
4. The system of claim 1, wherein the flow control device comprises
movable components adapted to redistribute the coolant.
5. The system of claim 1, further comprising at least one thermal
sensor.
6. The system of claim 1, further comprising at least one
capacitive sensor.
7. The system of claim 1, further comprising a sensor controller
that detects the thermal anomaly in response to detection of a
change of a calibration parameter associated with a sensor of the
system.
8. The system of claim 1, wherein the components further comprise:
a calibration component that performs a first calibration of a
sensor of the system, and in response to determining a sensor
malfunction, performs a second calibration of the sensor of the
system.
9. A computer-implemented method, comprising: distributing, by a
flow control device operatively coupled to a processor device
having a plurality of chips and a plurality of respective
substrates adjacent the plurality of chips, coolant to a substrate
of the plurality of substrates of the processor device; detecting,
by a sensor controller component, that the processor device is
experiencing a thermal anomaly, wherein the sensor controller
component is coupled to a plurality of sensors disposed at an inlet
of a channel embedded within the substrate and an outlet of the
channel to facilitate determination of a net temperature increase
or decrease for the processor device, and wherein the sensor
controller component is coupled to a plurality of sensors disposed
at second inlets and second outlets of a second channel adjacent to
the processor device; and detecting, by the sensor controller
component, that a second processor device of the processor devices
is not experiencing the thermal anomaly.
10. The computer-implemented method of claim 9, wherein the flow
control device comprises micro-valves adapted to provide the
coolant to a location of the thermal anomaly.
11. The computer-implemented method of claim 9, further comprising:
generating, via a communication component, a notification of a
detection of the thermal anomaly.
12. The computer-implemented method of claim 9, wherein the flow
control device comprises movable components adapted to redistribute
the coolant.
13. The computer-implemented method of claim 12, wherein a sensor
of the plurality of sensors comprises a thermal sensor.
14. The computer-implemented method of claim 12, wherein a sensor
of the plurality of sensors comprises a capacitive sensor.
15. The computer-implemented method of claim 12, wherein the sensor
controller component detects the thermal anomaly in response to
detection of a change of a calibration parameter associated with a
sensor of the plurality of sensors.
16. The computer-implemented method of claim 12, further
comprising: performing, by a calibration component, a first
calibration of a sensor of the plurality of sensors, and in
response to determining, by the sensor controller component, a
sensor malfunction, performing, by the calibration component, a
second calibration of the sensor.
17. A computer program product for a coolant distribution process,
the computer program product comprising a computer readable storage
medium having program instructions embodied therewith, the program
instructions executable by a processor device to cause the
processor device to: distribute, by a flow control device, coolant
through a substrate of the processor device; and detect, by a
sensor controller component, a location of a thermal anomaly of the
processor device, wherein the sensor controller component is
coupled to a plurality of sensors disposed at an inlet of a channel
embedded within the substrate and an outlet of the channel, and
wherein the sensor controller component is coupled to a second
plurality of sensors disposed at second inlets and second outlets
of a second channel adjacent to the processor device, wherein the
flow control device comprises piezoelectric devices disposed in the
inlet or in the outlet of the channel and that deform to increase
or decrease flow impedance to provide the coolant to the location
of the thermal anomaly.
18. The computer program product of claim 17, wherein the program
instructions are further executable to: generate, via a
communication component, a notification of a detection of the
thermal anomaly.
19. The computer program product of claim 17, wherein the flow
control device further comprises movable components adapted to
redistribute the coolant.
20. (canceled)
21. The computer program product of claim 17, wherein a second flow
control device is a passive structure that is fixed for a defined
design of the channel.
22. The computer program product of claim 21, wherein a second flow
control device is based on an integrated circuit layout and the
cooling structure.
Description
BACKGROUND
[0002] The subject disclosure relates to microprocessors, and more
specifically, using non-uniform cooling to cool anomalous hot spots
caused by microprocessors.
SUMMARY
[0003] The following presents a summary to provide a basic
understanding of one or more embodiments of the invention. This
summary is not intended to identify key or critical elements, or
delineate any scope of the particular embodiments or any scope of
the claims. Its sole purpose is to present concepts in a simplified
form as a prelude to the more detailed description that is
presented later.
[0004] According to an embodiment, a device is provided that
comprises an integrated circuit (IC) chip comprising a plurality of
cores and a cooling apparatus coupled to the integrated chip that
cools the integrated chip in association with electrical operation
of the plurality of cores. The cooling apparatus can distribute
coolant to a location of the processor device. In various
embodiments, the cooling apparatus comprises a sensor controller
component that detects a location of a thermal anomaly of the
processor device. The cooling apparatus can also comprise a cooling
controller component that adjusts the device to direct the coolant
to the location of the thermal anomaly.
[0005] According to another embodiment, a computer-implemented
method can comprise distributing, by a flow control device
operatively coupled to a processor device, coolant to a location of
the processor device. The method can further comprise detecting, by
a sensor controller component, a location of a thermal anomaly of
the processor device. Furthermore, based on the detecting the
location, the method can comprise, adjusting, by a cooling
controller component, the flow control device to direct the coolant
to the location of the thermal anomaly.
[0006] According to yet another embodiment, a computer program
product is provided that distributes, by a flow control device,
coolant to a location of the processor device. The computer program
product further comprises detecting, by a sensor controller
component, a location of a thermal anomaly of the processor device.
Furthermore, based on detecting the location, the computer program
product can adjust, by a cooling controller component, the flow
control device to direct the coolant to the location of the thermal
anomaly.
DESCRIPTION OF THE DRAWINGS
[0007] FIG. 1 illustrates a block diagram of an example,
non-limiting system that can facilitate non-uniform cooling in
accordance with one or more embodiments described herein.
[0008] FIG. 2 illustrates an example, non-limiting IC chip and IC
chip stack with embedded cooling in accordance with one or more
embodiments described herein.
[0009] FIG. 3 illustrates an example, non-limiting schematic
diagram comparing the thermal resistances of a typical air cooled
IC chip package and a IC chip with embedded cooling in accordance
with one or more embodiments described herein.
[0010] FIG. 4 illustrates an example, non-limiting closed loop
cooling system that facilitates non-uniform cooling of an
electronic device with embedded cooling in accordance with one or
more embodiments described herein.
[0011] FIGS. 5, 6, and 7 are illustrations of example, non-limiting
micro-channel configurations and associated liquid coolant flow
control mechanics for IC chips comprising sensors and micro-cooling
channels that provide non-uniform cooling in accordance with one or
more embodiments described herein.
[0012] FIG. 8 illustrates a schematic of another example,
non-limiting two-phase liquid cooling channel design for a quarter
section of an electronic device in accordance with one or more
embodiments described herein.
[0013] FIG. 9 illustrates a block diagram of another example,
non-limiting system that can facilitate non-uniform cooling in
accordance with one or more embodiments described herein.
[0014] FIG. 10 illustrates a block diagram of an example,
non-limiting IC chip comprising a cooling channel configuration
that facilitates actively cooling select cores of a multi-core
processor in accordance with various embodiments described
herein.
[0015] FIG. 11 illustrates a block diagram of another example,
non-limiting computer-implemented method that facilitates inducing
non-uniform cooling in accordance with one or more embodiments
described herein.
[0016] FIG. 12 illustrates a block diagram of another example,
non-limiting computer-implemented method that facilitates inducing
non-uniform cooling in accordance with one or more embodiments
described herein.
[0017] FIG. 13 illustrates a flow diagram of another example,
non-limiting computer-implemented method that facilitates inducing
non-uniform cooling in accordance with one or more embodiments
described herein.
[0018] FIG. 14 illustrates a flow diagram of another example,
non-limiting computer-implemented method that facilitates inducing
non-uniform cooling in accordance with one or more embodiments
described herein.
[0019] FIG. 15 illustrates a block diagram of an example,
non-limiting operating environment in which one or more embodiments
described herein can be facilitated.
DETAILED DESCRIPTION
[0020] The following detailed description is merely illustrative
and is not intended to limit embodiments and/or application or uses
of embodiments. Furthermore, there is no intention to be bound by
any expressed or implied information presented in the preceding
Background or Summary sections, or in the Detailed Description
section.
[0021] The subject disclosure is directed to systems, devices,
apparatuses, and/or computer-implemented methods that facilitate
non-uniform cooling for a microprocessor. A multi-core processor is
a single computing component with two or more independent actual
processing units or "cores," which are the units that read and/or
execute program instructions. Multiple cores can run multiple
instructions at the same time, increasing overall speed for
programs amenable to parallel computing. Multiple cores can be
integrated onto a single IC die or chip (also referred to as a
"chip multiprocessor" or (CMP)), or onto multiple chips that can be
coplanar or stacked and contained within a single chip package.
[0022] The subject disclosure provides systems, apparatuses, and/or
computer-implemented methods that employ non-uniform cooling of
micro-processor cores using non-uniform cooling technologies to
optimize power-performance efficiency. For example, the system can
comprise sensors, flow impedance devices, and a sensor controller
that facilitate non-uniform cooling. The sensors can include, but
are not limited to, capacitive and/or thermal sensors. Additionally
the flow impedance devices can be piezoelectric or flow splitting
devices used to restrict or facilitate coolant flow. In particular,
the subject cooling techniques employ a cooling apparatus designed
to cool some cores of a multi-core processor to lower temperatures
than the temperature of other cores. In various embodiments, the
cooling apparatus can include an air heat sink or fluid coolant
path provided within close proximity (e.g., within 150 micrometers
(.mu.m)) to an IC chip or IC chip stack that is designed to cool
respective cores of the IC chip or IC chip stack differently. For
example, in some implementations, the cooling apparatus can include
a plurality of cooling channels embedded in the IC chip or chip
stack through which liquid coolant is passed. The flow control
devices can be disposed at the cooling channels (or an inlet or
outlet of the cooling channels) to restrict coolant from a
particular core, facilitate coolant to a particular core, and/or
divert coolant from one core to another core. Cooling of the IC
chip can be achieved via removal of heat from the liquid coolant
using a liquid to liquid heat exchanger or via condensing vapor
resulting from boiling of the liquid coolant within the channels
(e.g., using a condenser). According to this example, non-uniform
cooling can be achieved via controlling of the amount and flow rate
of liquid coolant through different channels associated with
different cores such that certain areas of the chip and associated
cores are cooled to lower temperatures than others. Controlling of
the amount of the flow rate can be based on an indication of
temperature provided by one or more sensors.
[0023] The cores that are cooled to a lower temperature than other
cores (referred to herein as the "overcooled" cores) can be
operated at a relatively higher frequency (e.g., up to about 5.0
GHz as compared to nominal 2.0-4.0 GHz. Thus, by utilizing
non-uniform cooling, a subset of cores per chip can be operated at
higher frequency than other cores of the chip to provide a
significant throughput boost. In addition, thermal variations
across the chip can be minimized for different core specific
activities.
[0024] In some embodiments, the cores that are to be run at a
higher frequency can be determined prior to fabrication of the IC
chip and/or prior to integration of the cooling apparatus on or
within the chip. This decision can be made based on statistical
distribution of core-to-core variability, chip test or
qualification data, chip layout and cooling apparatus capabilities.
The cooling apparatus can then be designed to overcool those cores
to be run at the higher frequency and integrated on, within or near
the chip. In other embodiments, the cores to be run at the higher
frequency can be determined during run-time based on above defined
factors or actively by performing in-situ calibration of each core
performance for different workloads. According to these
embodiments, the cooling apparatus can be actively manipulated
during runtime to control cooling of the respective cores as
needed. In addition, real-time feedback can be received via thermal
sensors associated with each of the cores indicating temperatures
of the respective cores. In some implementations, the cooling
apparatus can be dynamically adapted to cool certain cores based on
the temperature feedback. In other embodiments, where a faulty
sensors exists, the system can calibrate or recalibrate a sensor
via a sensor controller. For example, the sensor controller can
adjust a value of parameter of the sensor to zero, back to a
previously calibrated value, and/or a value determined to be
associated with the faulty sensor.
[0025] One or more embodiments are now described with reference to
the drawings, wherein like referenced numerals are used to refer to
like elements throughout. In the following description, for
purposes of explanation, numerous specific details are set forth in
order to provide a more thorough understanding of the one or more
embodiments. It is evident, however, in various cases, that the one
or more embodiments can be practiced without these specific
details.
[0026] FIG. 1 illustrates a block diagram of an example,
non-limiting system 100 that can facilitate non-uniform cooling in
accordance with one or more embodiments described herein. Aspects
of systems (e.g., system 100 and the like), apparatuses or
processes explained in this disclosure can constitute
machine-executable component(s) embodied within machine(s), e.g.,
embodied in one or more computer readable mediums (or media)
associated with one or more machines. Such component(s), when
executed by the one or more machines, e.g., computer(s), computing
device(s), virtual machine(s), etc. can cause the machine(s) to
perform the operations described herein.
[0027] In some embodiments, thermal anomalies can be caused for
various reasons, resulting in an overheating of one or more cores.
However, aspects of systems (e.g., system 100 and the like), can
comprise sensors (not shown) to detect thermal anomalies. For
example, an indication of a thermal anomaly can be caused by an
overheated core and/or an indication of a thermal anomaly can be
caused by a faulty sensor. Various types of thermal or capacitive
sensors (which will be described in greater detail with regards to
FIG. 9) can be used to facilitate the non-uniform cooling as
described herein. Sensors can include, but are not limited to,
thermistors, thermocouples, silicon bandgap temperature sensors,
etc. It should also be noted that the systems (e.g., system 100 and
the like) can comprise flow impedance structures (which will be
described in greater detail with regards to FIG. 5) to facilitate
non-uniform cooling as described herein. The flow impedance
structures can include, but are not limited to piezoelectric
devices, flow splitters, etc. In one or more embodiments, system
100 can identify one or more thermal anomalies and facilitate
non-uniform cooling to increase efficiency of the system 100.
[0028] As shown in FIG. 1, system 100 can comprise a computing
device 102, a condenser/heat exchanger 124 and a wet/dry cooler
130. In various embodiments, the computing device 102 and the
condenser/heat exchanger 124 can be located within an indoor
environment (e.g., a physical air conditioned data center), and the
wet/dry cooler 130 can be located in an outdoor environment (e.g.,
outside of the physical air conditioned data center). However, it
should be appreciated that the physical locations of the computing
device 102, the condenser/heat exchanger 124 and the wet/dry cooler
130 can vary so long as the respective devices/components are
physically connected.
[0029] The computing device 102 can include any type of computing
device that employs a multi-core processor. For example, the
computing device 102 can include a server device provided in a data
center having multiple servers (e.g., a single rack of servers to
hundreds or thousands of servers) or a laptop computer. In other
examples, the computing device 102 can include but is not limited
to: a desktop computer, a television, an Internet enabled
television, a mobile phone, a smartphone, a tablet user computer
(PC), a digital assistant (PDA), a heads up display (HUD), a
virtual reality (VR) headset, an augmented reality (AR) headset, or
another type of wearable computing device.
[0030] The computing device 102 can include a multi-core processor
106 including a plurality (e.g., two or more) of cores 108 formed
on one or more IC chips 104. For example, in various
implementations, the multi-core processor 106 can operate as the
central processing unit (CPU) of the computing device 102. The one
or more cores 108 can comprise micro-processers that execute
instructions of computer programs by performing basic arithmetic,
logical, control and/or input/output (I/O) operations specified by
the instructions. The computing device 102 can further comprise
memory 118 to store the instructions. The computing device 102 can
also comprise one or more chip cooling apparatus components 110
provided on, within, or near the one or more IC chips. As described
herein, the one or more chip cooling apparatus components 110 can
facilitate non-uniform cooling of the one or more IC chips and the
respective cores 108 formed thereon, thereby enabling some of the
cores to be cooled to lower temperatures than others (referred to
herein as being "overcooled") and thus enabling the overcooled
cores to compensate for anomalous hot spots. In some embodiments,
the computing device 102 can further comprise a thread controller
114 that assigns threads or computational tasks/workloads to the
respective cores 108 of the multi-core processor 106. In one or
more embodiments, the computing device 102 can also comprise a
voltage/frequency controller 116 that can direct one or more of the
cores 108 to perform an assigned computational task/workload at a
defined operating voltage or frequency.
[0031] The computing device 102 can further comprise a device bus
112 that electrically and communicatively connects the various
hardware and software components of the computing device 102,
including but not limited to, the one or more IC chips 104, the
multi-core processor, the respective cores, the one or more chip
cooling apparatus components 110, the thread controller 114, the
voltage/frequency controller 116 and the memory 118. It should be
appreciated that although not shown, the computing device 102 can
comprise various additional hardware and software components that
facilitate performance of various operations of a computing device,
which can vary depending on the type and features/functionalities
of the computing device 102. Some examples of these additional
hardware and software components are described infra with reference
to FIG. 15. Further, in various additional embodiments, the one or
more IC chips 104 can include various other electrical components
integrated thereon that operate at different voltages and/or
operating frequencies (e.g., optical communication devices,
high-power radio frequency devices, etc.). The subject cooling
techniques can be extended to provide targeted cooling to certain
areas of the chip or chip package that include other electrical
components that operate at relatively higher voltages or operating
frequencies, in addition to the multiple cores 108.
[0032] It should be appreciated that the number of cores 108 can
vary from 1 to N, wherein N is an integer greater than 1. The
multiple cores 108 can be integrated onto a single IC die or chip
or onto multiple chips that can be coplanar or stacked and
contained within a single chip package. According to these
implementations, the respective cores 108 can comprise same or
substantially the same hardware configurations, be configured to
operate using the same or substantially the same operating
frequency capacity, be configured to operate using the same or
substantially the same voltage capacity, and/or can be configured
to perform the same or substantially the same computational tasks.
According to these implementations, at least one of the respective
cores 108 can comprise a different hardware configuration relative
to another core of the respective cores 108, be configured to
operate using a different operating frequency capacity relative to
the other core of the respective cores 108, be configured to
operate using a different voltage capacity relative to the other
core of the respective cores 108, and/or be configured to perform a
different specialized computational task relative to the other core
of the respective cores 108.
[0033] In accordance with various embodiments, a first subset
(including one or more) of the cores 108 can be operated at a
higher voltage and/or operating frequency relative to a second
subset (including one or more) of the cores 108. For example, in an
embodiment, each of the cores 108 can be configured to operate
within a range of operating voltages or frequencies. According to
this example, each of the cores 108 can be configured to operate
using a low voltage or frequency for most computational tasks or
workloads. However, the first subset of the cores 108 can be
selected to operate at a higher operating voltage or frequency for
one or more defined computational tasks or workloads that require a
higher operating voltage or frequency based on a time constraint
assigned for completion of the task or workload and/or a degree of
processing strain/complexity associated with performance of the
computational task or workload. In this scenario, if performance of
a defined computational task or workload requiring a high voltage
or operating frequency is requested, the thread controller 114 can
direct the one or more of the cores 108 included in the first
subset to perform the defined computational task or workload and
the voltage/frequency controller 116 can direct the one or more
cores 108 included in the first subset to perform the defined
computational task or workload using the higher operating voltage
or frequency. The voltage/frequency controller 116 can further
direct the one or more cores included in the first subset to return
to operating using the low voltage or frequency after completion of
the defined computational task or workload. The specific operating
voltages and/or frequencies for different computational tasks or
workloads can be defined or determined at runtime based on various
factors (e.g., power level, a task priority scheme, current
processing tasks scheduled and/or being performed by the respective
cores 108, etc.).
[0034] In an embodiment in which the respective cores 108 are
heterogonous, a first subset of the cores 108 can include one or
more first cores that are configured to operate using a higher
voltage and/or operating frequency relative to a second subset of
the one or more cores 108. For example, a first subset of the cores
108 can comprise high performance cores configured to operate up to
about 5.0 Ghz and the second subset of cores can include low
frequency or low power cores configured to operate up to about 2.0
Ghz. In this scenario, when performance of a defined computational
task or workload requiring a high voltage or operating frequency is
requested, the thread controller 114 can direct the one or more of
the cores 108 included in the first subset to perform the defined
computational task or workload using the higher operating voltage
or frequency. Likewise, when performance of a defined computational
task or workload requiring a low voltage or operating frequency is
requested, the thread controller 114 can direct the one or more of
the cores 108 included in the second subset to perform the defined
computational task or workload using the lower operating voltage or
frequency.
[0035] The one or more chip cooling apparatus components 110 of the
computing device 102 can cool the one or more IC chips and the
cores 108. For example, the respective cores 108 can consume a
significant amount of power (e.g., tens to hundreds of watts) and
generate a corresponding amount of heat during electrical
operation. The one or more chip cooling apparatus components 110
can facilitate removal of this heat to effectuate cooling the one
or more IC chips 104 in association with electrical operation of
the respective cores. More particularly, the one or more chip
cooling apparatus components 110 can non-uniformly cool the one or
more IC chips 104 such that a first subset (including one or more)
of the cores 108 that operate at a higher voltage or operating
frequency relative to a second subset of the one or more cores 108
are cooled to a lower temperature relative to the second subset of
the one or more cores.
[0036] In yet another example, the one or more chip cooling
apparatus components 110 of the computing device 102 can cool the
one or more IC chips and the cores 108 in response to detection of
one or more anomalous hot spots. In general, an anomalous hot spot
can be caused by actual malicious activity, sensor malfunction,
and/or malicious activity causing sensor malfunction. However, it
should be noted that the aforementioned causes of anomalous hot
spots are not restrictive and other causes can exist. The one or
more chip cooling apparatus components 110 can non-uniformly cool
the one or more IC chips 104 such that a first subset (including
one or more) of the cores 108 that have encountered a hot spot can
be cooled relative to a second subset of the one or more cores
108.
[0037] In various embodiments, the one or more chip cooling
apparatus components 110 can comprise a plurality of microchannels
through which liquid coolant can be passed to effectuate cooling of
the one or more IC chips 104. In such liquid cooling schemes, heat
can be transferred from the one or more IC chips 104 to the coolant
in the cooling channels. Cooling of the IC chip can be achieved via
removal of heat from the liquid coolant using a liquid to liquid
heat exchanger or via condensing vapor resulting from boiling of
the liquid coolant within the channels (e.g., using a condenser).
Although various embodiments of the one or more chip cooling
apparatus components 110 are described wherein the one or more chip
cooling apparatus components 110 comprise cooling channels, the
subject non-uniform cooling schemes can employ other suitable
cooling apparatuses provided the cooling apparatuses can cool
certain cores of the multi-core processor in response to a
detection of a hot spot. For example, in an alternative embodiment,
the one or more chip cooling apparatus components 110 can include
cold plates.
[0038] In the embodiment shown, the one or more chip cooling
apparatus components 110 are located on the one or more IC chips
104. For example, in various embodiments the chip cooling apparatus
components 110 can be embedded within an IC chip above or below the
respective cores 108. However, other suitable configurations are
envisioned. For example, in other embodiments, the one or more chip
cooling apparatus components 110 can be located off of the one or
more IC chips 104 yet adjacent to the upper or lower surfaces of
the one or more chips, respectively. However, in various
embodiments, the one or more chip cooling apparatus components 110
can be located within close proximity to the cores 108 to enable
selective cooling of the respective cores 108.
[0039] FIG. 2 illustrates an example IC chip 200 and IC chip stack
201 with embedded cooling in accordance with one or more
embodiments described herein. In some implementations, the one or
more IC chips 104 of computing device 102 can comprise IC chip 200
and vice versa. In other embodiments, the one or more IC chips 104
of computing device 102 can comprise IC chip stack 201, and vice
versa. Repetitive description of like elements employed in
respective embodiments is omitted for sake of brevity.
[0040] In accordance with various embodiments, an IC chip 200 with
embedded cooling can comprise a cooling layer 208 formed within a
chip substrate 206, such as a semiconductor substrate (e.g.,
including silicon (Si), geranium (Ge), or another suitable
material). The cooling layer 208 can comprise a plurality of
microchannels 210 through which liquid coolant can be passed. In
various embodiments, the cooling layer 208 can be or can comprise
the one or more chip cooling apparatus components 110 of computing
device 102 and vice versa. The cooling layer can also comprise
piezoelectric devices (although not shown, will be discussed in
greater detail with regards to FIG. 5), which can expand or
contract to facilitate reduced or increase fluid flow,
respectively. The piezoelectric devices can be disposed in
proximity to and/or within the microchannels 210. The chip
substrate 206 can comprise an IC active layer formed thereon either
above or below the cooling layer 208. The IC active layer can
comprise circuitry, such as transistors, that produce heat to be
removed from the IC chip 200. In various embodiments, the IC active
layer can comprise one or more processing cores (e.g., cores 108).
For example, the IC active layer can comprise one or more
microprocessors, digital signal processors, graphics processors, or
the like that consume a significant amount of power (e.g., tens to
hundreds of watts) and generate a corresponding amount of heat
during or after electrical operation of the device
[0041] In various embodiments, the cooling layer 208 and associated
microchannels 210 can be adjacent to the IC active layer. In one or
more implementations, the distance or thickness of the chip
substrate 206 between the cooling layer 208 and the IC active layer
can be about 200 .mu.m or less. In another implementation, the
distance or thickness of the chip substrate 206 between the cooling
layer 208 and the IC active layer can be about 150 .mu.m or less.
In yet another implementation, the distance or thickness of the
chip substrate 206 between the cooling layer 208 and the IC active
layer can be about 150 .mu.m or less. The number, dimensions, and
configuration of the microchannels 210 can vary such that the
microchannels can facilitate non-uniform cooling of the IC chip
200. In general, single (e.g., liquid to liquid) or two-phase
(e.g., liquid to vapor) heat transfer involving a plurality of
small microchannels can be employed. Accordingly, in many
implementations, cooling can be improved as the number of channels
increases and the dimensions of the respective channels decreases.
Various microchannel configurations and mechanisms that provide for
non-uniform cooling of the IC chip are discussed in greater detail
with respect to other figures herein.
[0042] The chip substrate 206 can be physically and electrically
coupled to a printed circuit board (PCB) 202 or other suitable
packaging substrate using various soldering mechanisms. In the
embodiment shown, the chip substrate 206 is physically and
electrically coupled to the PCB 202 via solder balls 204 (e.g.,
using a flip chip method or other suitable method). The IC chip
stack 201 can comprise a plurality of IC chips 200 mounted upon one
another. Accordingly, the IC chip stack 201 can include a plurality
of cooling layers 208 respectively having a plurality of
microchannels 210 embedded within chip substrates 206. The chip
substrates 206 of the IC chip stack 201 can respectively comprise
one or more processing cores (e.g., cores 108). The respective chip
substrates 206 of the IC chip stack 201 can be physically and
electrically connected to one another using various soldering
mechanisms. IC chips and chip stacks with embedded cooling, such as
IC chip 200 and IC chip stack 201, can exhibit a higher thermal
resistance relative to IC chips and chip stacks that are air
cooled.
[0043] For example, FIG. 3 illustrates a schematic diagram
comparing the thermal resistances of a typical air cooled IC chip
package 300 and a IC chip 200 with embedded cooling in accordance
with one or more embodiments described herein. Repetitive
description of like elements employed in respective embodiments is
omitted for sake of brevity.
[0044] A typical air cooled IC chip package 300 can include a chip
substrate 302 or die of standard thickness (e.g., 780 .mu.m), a
first thermal interface material 304 (TIM 1) providing thermal
contact between the substrate and a heat spreader 306 (e.g.,
typically made of copper) provided over the TIM 1. The heat
spreader 306 is attached through a second thermal interface
material 308 (TIM 2) to an air cooled heat sink 310 which conducts
heat to the room ambient environment. The chip junction temperature
(T.sub.junction) for the air cooled chip package can the thermal
resistance T.sub.th of the device multiplied by the power
dissipated by the device (Q) plus the ambient temperature
(T.sub.ambient). In standard data centers, the ambient temperature
is typically around 25.degree. C. Assuming the total thermal
resistance for a typical air cooled IC chip package 300 is
approximately 0.24 Celsius/Watt (.degree. C./W) and the central
processing unit (CPU) provided on the chip substrate 302 operates
at about 250 W, the resulting temperature gradient between the
ambient air and the chip substrate 302 would be about 60.degree. C.
This can result in a chip junction temperature of 85.degree. C. for
the air cooled chip package. The chip junction temperature
(T.sub.junction) for the air cooled chip package is the thermal
resistance T.sub.th of the device multiplied by the power
dissipated by the device (Q) plus the coolant temperature
(T.sub.coolant). The embedded cooling concept proposed can lower
the thermal resistance to about 0.04 C/W or less for the IC chip
200 with embedded cooling, thereby significantly reducing the chip
junction temperature (e.g., to about 35.degree. C. as opposed to
85.degree. C.) to minimize processor power consumption with respect
to similar computational throughput. Effectively, leveraging
sensors, flow impedance devices, and/or a sensor controller can
facilitate cooling of the IC chip 200, which can lead to the
minimized processor power consumption.
[0045] The lower thermal resistance achievable through liquid
cooling such as the embedded cooling technology described above can
enable year-round outdoor ambient cooling of data center servers,
thereby reducing the cooling energy required to transfer the chip
heat to the outdoor ambient environment. Accordingly, the use of
liquid cooling can significantly minimize cooling power dissipated
in data centers with respect to the inefficient air-cooling methods
currently utilized.
[0046] With reference to FIG. 1, in embodiments in which liquid
cooling is employed, cooling of the one or more IC chips (e.g., IC
chip 200 or IC chip stack 201) can be achieved via removal of heat
from liquid coolant that is passed through cooling channels located
on, within, or near the one or more IC chips using a liquid to
liquid heat exchanger or via condensing vapor resulting from
boiling of the liquid coolant within the channels (e.g., using a
condenser). According to these embodiments, the one or more chip
cooling apparatus components 110, the condenser/heat exchanger 124,
and the wet/dry cooler 130 together form a cooling apparatus or
cooling system that can facilitate removing heat from the one or
more IC chips 104, thereby cooling the one or more IC chips 104.
The sensors (although not shown will be described in greater detail
with regards to FIG. 9) can be placed at various locations within
the system 100 to facility non-uniform cooling of the system 100.
The sensors can be disposed in proximity to an inlet 120 and/or in
proximity to an outlet 122 to determine a net temperature increase
or decrease for the system 100 as a whole. For example, the sensors
can be disposed within the inlet 120 and/or the outlet 122.
Alternatively, the sensors can be disposed at various inlets and/or
outlets associated with channels that are adjacent to the cores
108.
[0047] In one or more implementations, the cooling apparatus or
cooling system can be a closed loop system comprising a first loop
between the one or more chip cooling apparatus components 110 and
the condenser/heat exchanger 124, and a second loop between the
wet/dry cooler 130 and the condenser/heat exchanger 124. In such a
closed loop system, liquid coolant can be continually passed or
pumped in the first loop from the condenser/heat exchanger 124 to
the one or more chip cooling apparatus components 110 through an
inlet 120 and excreted from the one or more chip cooling apparatus
components 110 as heated liquid coolant or vapor through an outlet
122 back to the condenser/heat exchanger 124 (e.g., the first
loop). In addition, in the second loop, liquid coolant can be
continuously transferred from the condenser/heat exchanger 124 to
the wet/dry cooler 130 via outlet 126, where heat from the liquid
coolant can be dissipated into the outdoor environment via the
wet/dry cooler 130. The liquid coolant, with the heat removed, can
then be transferred back to the condenser/heat exchanger 124 by the
wet/dry cooler 130 via the inlet 120.
[0048] For example, FIG. 4 illustrates an example closed loop
cooling system 400 that facilitates non-uniform cooling of an
electronic device with embedded cooling in accordance with one or
more embodiments described herein. Repetitive description of like
elements employed in respective embodiments is omitted for sake of
brevity.
[0049] In particular, FIG. 4 presents a system level schematic of
the thermal path of a closed loop cooling apparatus/system
including an electronic device with embedded cooling 402, a
condenser/heat exchanger 124, and a wet/dry cooler 130. In various
embodiments, the electronic device with embedded cooling 402 can be
or comprise the one or more IC chips 104, IC chip 200 or IC chip
stack 201, encased in a protective housing or packaging 404. Thus
the electronic device with embedded cooling 402 can thus be
included on or within the computing device 102 of system 100. The
closed loop cooling system 400 presents the thermal path from the
electronic device with embedded cooling 402 to the heat sink.
[0050] The closed loop cooling system 400 can comprise a first or
primary closed coolant loop between the condenser/heat exchanger
124 and the electronic device with embedded cooling 402. The
primary closed coolant loop can transfer the heat from the
electronic device with embedded cooling 402 to a secondary liquid
loop which further transfers the heat to the wet/dry cooler 130 to
dissipate the heat to the outdoor ambient environment. The wet/dry
cooler 130 can comprise a fan 418 that cools the heated liquid
coolant received from the condenser/heat exchanger 124. As the
liquid coolant is cooled, the liquid coolant is pumped back to
condenser/heat exchanger 124 (e.g., via pump 412) where it is run
back through the primary loop. In various embodiments, one or more
aspects of the closed loop cooling system 400 can be controlled via
a controller 410 that is external to the electronic device with
embedded cooling 402.
[0051] For example, liquid coolant can be pumped (e.g., via micro
pump 406) from the condenser/heat exchanger 124 through an optional
filter 408 to the cooling channels of the electronic device with
embedded cooling 402 through an inlet 120. In the embodiment shown
the closed loop cooling system 400 can comprise a flow meter (FM)
to measure and/or monitor the flow rate of the liquid coolant into
the electronic device. The closed loop cooling system 400 can also
comprise one or more pressure sensors (P) and temperature sensors
(T) to measure and/or monitor fluid temperature and pressure
throughout operation of the closed loop cooling system 400. The
coolant in the primary loop can operate in single phase (that is,
completely liquid) or it can operate as a two-phase coolant where,
the coolant boils as it flows through the micro-channels. In case
of single phase cooling, the coolant is heated by the electronic
device as it passes through the micro-channels and the heated
coolant is excreted micro-channels to the condenser/heat exchanger
124 via the outlet 122.
[0052] The sensors (which will be further described in greater
detail with regards to FIG. 9) can be placed at various locations
within the system 100 to facility non-uniform cooling of the system
100. The sensors can be disposed in proximity to the inlet 120
and/or in proximity the outlet 122 to determine a net temperature
increase or decrease for the system 100 as a whole. For example,
the sensors can be disposed within the inlet 120 and/or the outlet
122. Alternatively, the sensors can be disposed at various inlets
and/or outlets associated with channels that are adjacent to the
cores 108. It should also be noted that the sensors can be
recalibrated based on an indication that a sensor is faulty. For
example, a sensor controller (although not shown, will be discussed
in greater detail with regards to FIG. 9) can initially calibrate
the sensors and compare any sensor change a calibration reference
values stored in a memory (although not shown, will be discussed in
greater detail in regards to FIG. 9). Upon an indication that the
sensor has drifted (from its original calibrated state) an
indication of a faulty sensor can be sent to an administrator and
the calibration reference values can be updated.
[0053] The condenser/heat exchanger 124 can comprise a liquid to
liquid heat exchanger that transfers the heat from the heated
coolant to the wet/dry cooler 130. In case of two-phase cooling,
instead of excreting heated liquid coolant from the outlet, the
liquid coolant is boiled from the micro-channels as it passes
through and vapor is excreted from the outlet 122. Instead of a
liquid to liquid heat exchanger, the condenser/heat exchanger 124
can include a condenser that condenses the vapor exiting from the
electronic device package and to subsequently transfer the heat to
the secondary liquid loop. In one or more implementations, if the
temperature of the coolant in the secondary loop is sufficiently
high, the heat can be recovered resulting in further improvement in
system efficiency. Compared to a baseline air cooled system, the
closed loop cooling system 400 can provide reduction in cooling
energy (e.g., a 20.times. reduction).
[0054] With reference to FIG. 1, the mechanism via which the one or
more chip cooling apparatus components 110 facilitate cooling
certain areas of the one or more IC chips 104 having one or more of
the cores 108 can vary depending on the type of cooling technique
(e.g., single-phase or two-phase cooling) employed by the one or
more chip cooling apparatus components 110 and whether the chip
cooling apparatus components 110 perform active or passive
cooling.
[0055] In other embodiments, the subset of the cores 108 to be
cooled can be determined can be determined in response to
identifying a hot spot associated with the subset of the cores 108.
The subset of the cores 108 to be cooled can be determined based on
an output of sensor(s) 508. According to these embodiments, the one
or more chip cooling apparatus components 110 can be actively
manipulated prior to, during, and/or after runtime to control
cooling of the respective cores as needed. Thus the chip cooling
apparatus components 110 are considered to "actively" cool the one
or more IC chips 104.
[0056] In one or more embodiments in which the chip cooling
apparatus components 110 comprise a plurality of microchannels
through which liquid coolant is passed, the chip cooling apparatus
components 110 can provide non-uniform cooling by controlling the
amount and flow rate of the liquid coolant through the respective
microchannels. For example, in embodiments in which the
condenser/heat exchanger 124 comprises a liquid to liquid heat
exchanger that removes heat from liquid coolant expelled from the
microchannels (e.g., single-phase cooling), the one or more chip
cooling apparatus components 110 can be designed to provide a
higher amount and flow rate of the liquid coolant to one or more
areas of the one or more chips comprising cores that are desired to
be cooled in response to detection of a hot spot. Alternatively, in
embodiments in which in the condenser/heat exchanger 124 comprises
a condenser that removes heat from liquid coolant provided in the
microchannels via boiling of the liquid coolant and condensing the
resulting vapor (e.g., two-phase cooling), the one or more chip
cooling apparatus components 110 can be designed to provide a lower
flow rate of the liquid coolant to one or more areas of the one or
more chips comprising cores that are desired to be cooled. In
particular, the degree of cooling associated with two-phase cooling
can be directly attributed to the quality of the vapor generated
from the boiled liquid coolant. Vapor quality is the mass of the
vapor divided by the total mass of the liquid coolant. Vapor
quality can be enhanced as the mass of the vapor increases relative
to the amount of liquid coolant in the corresponding micro-channel.
Accordingly, by reducing the flow rate of liquid coolant to a
particular area of the chip, the vapor quality associated with that
area of the chip can be reduced.
[0057] In some embodiments, the amount and flow rate of the liquid
coolant is controlled through the usage of one or more flow
impedance structures (not shown) that are integrated within or near
openings of the microchannels. The flow impedance structures
physically block or impede the flow of liquid coolant through the
respective micro-channels they are associated with. The flow
impedance manipulators can thus be arranged to divert liquid
coolant to a desired subset of the microchannels associated with an
area of the one or more IC chips 104 including one or more cores
108 to be cooled, depending on the type of cooling system employed
(e.g., single-phase verses two-phase). For example, in order to
increase the flow of liquid coolant to a first subset of
microchannels located adjacent to an area of the chip comprising a
core that is to be cooled, one or more flow impedance structures
can be provided near openings of a second subset of the
microchannels surrounding the first subset of microchannels. In
other embodiments, the amount and flow rate of the liquid coolant
to respective areas of the one or more IC chips 104 comprising
cores to be cooled or can be controlled via the physical
configuration of the microchannels. For example, when single-phase
cooling is employed, the one or more chip cooling apparatus
components 110 can comprise a greater number of microchannels
adjacent to areas of the chip intended to be cooled relative to
other areas of the chip. In another example, the dimensions (e.g.,
diameter) of the micro-channels located near different areas of the
chip can be varied to achieve different cooling profiles for the
different areas.
[0058] It should be appreciated that various other mechanisms can
be employed to control the amount and flow rate of liquid coolant
to select areas of the one or more IC chips 104 and the subject
disclosure is not limited to those exemplified herein. For example,
in some alternative embodiments wherein the multi-core processor
106 comprises a chip stack (e.g., IC chip stack 201), only some of
the chips in the stack can comprise a cooling layer. For instance,
the lowermost chip or the uppermost chip can comprises a cooling
layer provided adjacent to the chip. Also, additional cooling
mechanisms (e.g., air cooling) to embedded cooling can be employed
in other embodiments to facilitate overall reduction in thermal
heat resistance of the chip stack.
[0059] FIGS. 5, 6, and 7 illustrate example, non-limiting
micro-channel configurations and associated liquid coolant flow
control mechanics for IC chips comprising sensors and micro-cooling
channels that provide non-uniform cooling in accordance with one or
more embodiments described herein. Repetitive description of like
elements employed in respective embodiments is omitted for sake of
brevity.
[0060] In various embodiments, the one or more IC chips 104 of
computing device 102 can be or comprise the IC chips presented in
FIGS. 5-7 (e.g., IC chip 500, 600, and 700). Each of the IC chips
500, 600, and 700 of FIGS. 5-7, respectively, can comprise a
plurality of cores (e.g., cores 1-8), and a plurality of channels
506 through which liquid coolant can be passed. The channels 506
can be embedded within the chip substrate, provided on an upper or
lower surface of the chip substrate, or otherwise located near or
substantially adjacent to the chip substrate. The channels 506 can
be separated by walls 504 or substrate material that is part of the
chip substrate (e.g., in embodiments in which the channels 506 are
embedded therein) or part of another substrate employed to create
the channels 506. The channels 506 can also comprise flow impedance
structures 502 and sensors 508 for determining the temperature of
plurality of cores. It should be appreciated that the respective
dimensions of the channels 506 and the walls 504 can vary and the
components shown in FIGS. 5-7 are not drawn to scale.
[0061] The channels 506 can comprise flow impedance structures 502
(e.g. moveable components) for active flow redistribution. The flow
impedance structures 502 can be passive, (fixed for a given channel
design), or active (dynamically adjustable) based on temperature
feedback from the sensors 508. The flow impedance structures 502
can be piezoelectric devices, which can deform to increase or
decrease flow impedance in each channel 506. Alternatively, in the
case of passive flow impedance control, flow impedance can be based
on the IC layout and cooling structure.
[0062] The channels 506 can also comprise sensors 508, wherein the
sensors 508 can be either thermal or capacitive. The sensors 508
can be located in the fluid stream of the channels 506 as well as
at the inlet and outlet of the IC chip 500. Sensors 508 placed in
the fluid stream can be used to detect the heat flowing into
associated channels 506, while sensors 508 placed near the inlets
and outlets can be used to detect the total heat transferring into
the fluid from the electronic device.
[0063] The IC chips 500, 600, and 700 can comprise flow impedance
structures 502 provided at or near openings of selected channels of
the plurality of channels 506 that respectively block or impede the
flow of liquid coolant through the selected channels. Although in
many embodiments, the flow impedance structures 502 are provided at
or near the inlets of the channels 506, the flow impedance
structures 502 can also be located at or near the outlets of the
channels 506 and/or at various locations within the channels 506
between the channel inlets and outlets. In various embodiments, the
one or more chip cooling apparatus components 110 of computing
device 102 can be or comprise the channels 506 and the flow
impedance structures 502 of IC chips 500, 600, and 700. Repetitive
description of like elements employed in respective embodiments is
omitted for sake of brevity.
[0064] With reference now to FIG. 5, IC chip 500 can comprise
channels 506 and flow impedance structure 502 configuration that
facilitates cooling of cores 1 and 4 in association with a
single-phase cooling apparatus/system (e.g., using a liquid to
liquid heat exchanger to cool heated liquid coolant expelled from
the channels 506). Cores 1 and 4 are depicted in a dark grey fill
coloration to indicate that a sensor 508 associated with cores 1
and 4, respectively, has indicated that a hot spot 510 is likely
and/or that the sensor 508 has malfunctioned. For example, as shown
in FIG. 5, flow impedance structures 502 are located within the
inlets of a first subset of the channels 506 that run below and
adjacent to cores 2, 3, 6, and 7. However, flow impedance
structures 502 are removed from a second subset of the channels 506
that run below and adjacent to cores 1, 4, 5, and 8. With this
configuration, the flow rate of the liquid coolant introduced into
the channels 506 via the inlet is increased through the second
subset of channels and decreased through the first subset of the
channels, thereby resulting in cooling of cores 1 and 4 (which are
experiencing a hot spot 510 or a sensor malfunction) when
single-phase cooling is employed. Additionally, this configuration
inadvertently facilitates cooling of cores 5 and 8. It should be
noted that various configurations of inlet-to-core impedance can
also exist. For example, core 2 can be above or adjacent to three
separate inlets (leftmost, center, and rightmost with respect to
core 2). If a sensor 508 associated with the center inlet indicates
a hot spot 510 near the center of core 2, then the flow impedance
structure 502 can be dynamically removed from the center inlet
associated with core 2 to allow cooled fluid to directly target the
center area of core 2.
[0065] The sensors 508 can be recalibrated based on an indication
that a sensor is faulty. For example, a sensor controller (although
not shown, will be discussed in greater detail in regards to FIG.
9) can initially calibrate the sensors 508 and compare any sensor
508 change to a calibration reference value stored in a memory
(although not shown, will be discussed in greater detail in regards
to FIG. 9). Upon an indication that the sensor 508 has drifted
(from its original calibrated state), an indication of a faulty
sensor 508 can be sent to an administrator and the calibration
reference values can be updated by the sensor controller and stored
in the memory.
[0066] It should also be noted that an artificial intelligence (AI)
component can facilitate automating one or more features in
accordance with the disclosed aspects. For example, the AI
component can predict a hot spot 510 within specific cores prior to
the hot spot 510 being sensed by the sensor 508, triggering the
cooling of the cores susceptible to the hot spot 510. A memory and
a processor as well as other components can facilitate AI-based
functionality with regard to the figures. For example, a process
for detecting one or more trigger events, reducing a
voltage/frequency of a core, and modifying one or more reported
measurements, and so forth, can be facilitated with an example
automatic classifier system and process.
[0067] An example classifier can be a function that maps an input
attribute vector, x=(x1, x2, x3, x4, xn), to a confidence that the
input belongs to a class, that is, f(x)=confidence(class). Such
classification can employ a probabilistic and/or statistical-based
analysis (e.g., factoring into the analysis utilities and costs) to
prognose or infer an action that can be automatically performed.
The attributes can be a frequency, a voltage, and the classes can
be a controller value.
[0068] FIG. 6 presents an IC chip 600 comprising a cooling channel
and flow impedance structure configuration that facilitates cooling
cores 2 and 3 in association with a two-phase cooling
apparatus/system (e.g., using a vapor to liquid condenser to
condense vapor expelled from the channels 506). Cores 2 and 3 are
depicted in a dark grey fill coloration to indicate that a sensor
508 associated with cores 2 and 3, respectively, has indicated the
presence of a hot spot 510 and/or that the sensor 508 has
malfunctioned. If it is determined that the sensors 508 have
malfunctioned, then the sensors 508 can be recalibrated. For
example, a sensor controller (although not shown, will be discussed
in greater detail in regards to FIG. 9) can initially calibrate the
sensors 508 and compare any sensor 508 temperature change to
calibration reference values stored in a memory (although not
shown, will be discussed in greater detail in regards to FIG. 9).
Upon an indication that the sensors 508 temperature values have
drifted (from its original calibrated state), an indication of a
faulty sensor 508 can be sent to an administrator and the
calibration reference values can be updated by the sensor
controller and stored in the memory.
[0069] For example, as shown in FIG. 6, flow impedance structures
502 are located within the inlets of a first subset of the channels
506 that run below and adjacent to cores 1, 4 5 and 8. However,
flow impedance structures 502 are removed from a second subset of
the channels 506 that run below and adjacent to cores 2, 3, 6, and
7. With this configuration, the flow rate of the liquid coolant
introduced into the channels 506 via the inlet is increased through
the second subset of channels and decreased through the first
subset of the channels, thereby resulting in cooling of cores 2 and
3 (which experienced the hot spot 510 and/or a sensor malfunction)
when two-phase cooling is employed. Additionally, this
configuration inadvertently facilitates cooling of cores 6 and
7.
[0070] FIG. 7 illustrates an example, non-limiting IC chip 700
comprising a cooling channel and flow impedance structure
configuration that facilitates cooling of cores 1 and 5 in
association with a single-phase cooling apparatus/system.
Repetitive description of like elements employed in respective
embodiments is omitted for sake of brevity.
[0071] Cores 1 and 5 are depicted in a dark grey fill coloration to
indicate they are their respective sensors 508 have indicated a
possible hot spot 510 and/or a sensor 508 malfunction. If it is
determined that the sensors 508 have malfunctioned, then the
sensors 508 can be recalibrated. For example, a sensor controller
(although not shown, will be discussed in greater detail in regards
to FIG. 9) can initially calibrate the sensors 508 and compare any
sensor 508 temperature change to calibration reference values
stored in a memory (although not shown, will be discussed in
greater detail in regards to FIG. 9). Upon an indication that the
sensors 508 temperature values have drifted (from its original
calibrated state), an indication of a faulty sensor 508 can be sent
to an administrator and the calibration reference values can be
updated by the sensor controller and stored in the memory.
[0072] For example, as shown in FIG. 7, the IC chip 700 can
comprise a main channel 702 that runs through the center of the
chip IC 700. Channels 506 are provided on either sides of the main
channel 702 and run perpendicular to the main channel 702 towards
the respective cores. With this configuration, liquid coolant can
flow from the main channel 702 to the cores on opposite sides of
the main channel 702 substantially evenly when none of the channels
are blocked by a flow impedance structure 502. In the embodiment
shown, flow impedance structures 502 can be located within the
inlets of a first subset of the channels 506 that run below and
adjacent to cores 2, 3, 4, 6, 7 and 8. However, flow impedance
structures 502 can be removed from a second subset of the channels
506 that run below and adjacent to cores 1 and 5. With this
configuration, the flow rate of the liquid coolant introduced into
the channels 506 via the inlet is increased through the second
subset of channels and decreased through the first subset of the
channels, thereby resulting in cooling of cores 1 and 5 to
compensate for the hot spots 510 or the sensor 508 malfunction when
single-phase cooling is employed.
[0073] FIG. 8 illustrates a schematic of another example,
non-limiting two-phase liquid cooling channel design for a quarter
section of an electronic device in accordance with one or more
embodiments described herein. FIG. 8 illustrates hot spots 510 up
to 1.5 kW/cm2 for device 800. The figure also shows the expected
active surface temperature profile. With proper two-phase liquid
cooling channel designs much higher heat densities can be mitigated
while maintaining reasonably low chip temperatures. A similar
performance can be expected with chip-embedded single-phase liquid
cooling using water as the coolant.
[0074] FIG. 9 illustrates a block diagram of another example,
non-limiting system that can facilitate non-uniform cooling in
accordance with one or more embodiments described herein. System
900 can include same or similar features as system 100 with the
addition of one or more sensors 508, one or more flow control
devices 904 and cooling controller 906 to the computing device 102.
Repetitive description of like elements employed in respective
embodiments is omitted herein for sake of brevity.
[0075] In various embodiments, the computing device 102 can employ
active cooling to selectively cool certain cores or the respective
cores 108 during run time. With active cooling, the cooling applied
to the respective cores by the one or more chip cooling apparatus
components 110 can be dynamically adapted and controlled by the
cooling controller 906 based on various factors. In particular, in
one or more embodiments, the one or more chip cooling apparatus
components 110 can comprise one or more flow control devices 904
that can be actively manipulated by the cooling controller 906
during operation of the computing device 102 to control the amount
or degree of cooling applied to each of the cores 108 by the one or
more chip cooling apparatus components 110.
[0076] In some implementations in which the one or more chip
cooling apparatus components 110 comprise micro-channels through
which liquid coolant is passed, the flow control devices 904 can
comprise adjustable flow impedance structures 502. According to
this example, the cooling controller 906 can control a size, shape
or position of the adjustable flow impedance structures 502 to
increase or decrease the flow rate of liquid coolant through each
of the channels. For example, with reference again to FIGS. 5-7, in
some implementations, the flow impedance structures 502 can be
adjustable such that the cooling controller 906 can move the flow
impedance structures 502 to block or impede a different subset of
the channels 506 of the computing device 102 to selectively
increase or decrease the flow of liquid coolant to the respective
cores 108. In another example, the size or shape of the flow
impedance structures 502 can be adjusted such that the degree of
impedance of the respective flow impedance structures 502 can be
dynamically controlled. For example, the flow control devices 904
can include piezoelectric devices that can change size, shape or
position in response to application of an electrical current
thereto. According to this example, each of the channels 506 (or
subset of the channel) can comprise a flow impedance structure
provided at an opening thereof and the cooling controller 906 can
control the size of each flow impedance structure to control the
flow rate of liquid coolant through each channels.
[0077] In another implementation in which the one or more chip
cooling apparatus components 110 comprise micro-channels through
which liquid coolant is passed, the one or more flow control
devices 904 can comprise valves provided at the openings of each
channel (or subsets of the channels) that can be selectively opened
or closed by the cooling controller 906 of the computing device 102
to increase or decrease the flow rate of liquid coolant to the
respective cores 108.
[0078] In another embodiment, sensors 508 can be distributed at
various locations throughout the system 900. Sensors 508 can
continuously or regularly provide temperature feedback identifying
respective temperatures of the cores 108. For example, in some
implementations, the cooling controller 906 can receive temperature
feedback from sensors 508 regarding respective temperatures of the
cores 108. The cooling controller 906 can further adjust the one or
more chip cooling apparatus components 110 to cool those cores that
become relatively hotter than others. This can be a dynamic process
wherein the cooling controller 906 regularly adapts the coolant
distribution of the chip cooling apparatus components 110 (e.g.,
via control of the one or more flow control devices 904) to cool
cores as they become relatively hotter than other cores. In some
embodiments, the cooling controller 906 can employ a priority
scheme wherein the cooling controller 906 can rank the respective
cores 108 based on their respective temperatures and controls
cooling of the respective cores 108 according to their respective
temperatures, wherein hotter cores are prioritized to receive a
greater degree or amount of cooling over cooler cores. In other
embodiments, the cooling controller 906 can apply relative degrees
or amounts of cooling to the respective cores 108 based on their
respective temperatures and various temperature thresholds. For
example, the cooling controller 906 can apply a first degree of
cooling based on the temperature of a core being less than
X.degree. (10 C), a second degree of cooling based on the
temperature of the core being between X.degree. (10 C) and
Y.degree. (20 C), and a third degree of cooling based on the
temperature of a hot spot 510 of the core being greater than
Y.degree. (20 C).
[0079] In another embodiment, sensors 508 can be controlled and/or
calibrated by a sensor controller 908. Sensors 508 can be
calibrated as a function of a function of coolant temperature,
resulting in sensor calibration parameters. It should be noted that
all calibration parameters can be stored in the memory 118 and
accessed by the sensor controller 908 to compare changes in the
sensor calibration parameters. Should a change in the sensor
calibration parameters be identified by the sensor controller 908,
the sensor controller 908 can make a determination as to why the
change has occurred. For example, the change can be due to a sensor
malfunction (resulting in discarding the sensor readings) or an
anomalous hot spot. In the former case, the sensor controller 908
can determine whether the sensors 508 are experiencing sensor drift
or are have malfunctioned. Should the sensors 508 experience sensor
drift or malfunction, the sensor controller 908 can be can update
calibration reference values stored in the memory 118.
[0080] For instance, FIG. 10 presents an IC chip 1000 comprising a
cooling channel configuration that facilitates actively cooling
select cores of a multi-core processor in accordance with various
embodiments described herein. IC chip 1000 is similar to IC chip
700 with the substitution of controllable valves 1002 at the
opening of the respective channels 506 as opposed to flow impedance
structures 502. Repetitive description of like elements employed in
respective embodiment is omitted for sake of brevity.
[0081] The cooling channel configuration of IC chip 1000 comprises
controllable valves 1002 provided at the inlet of each of the
channels 506 that can be in an open or closed state based on a
control signal provided by the cooling controller 906. In the
embodiment shown, each of the cores 1-8 are associated with three
channels 506 that run below and adjacent to the respective cores.
The controllable values associated with all three of the cooling
channels associated with cores 1 and 5 are provided in an open
state. However, only one of the controllable valves 1002 of each
set of three channels associated with cores 2, 3, 4, 6, 7 and 8 are
in the open state. For instance, based on an indication from a
sensor 508 that core 1 and core 5 are experiencing an anomalous hot
spots, the IC chip 1000 can open the inlets associated with the
respective cores. Therefore, with this configuration, the flow rate
of liquid coolant introduced into the channels 506 via the inlet is
increased through the channels associated with cores 1 and 5 to
mitigate the hot spots and decreased through the channels
associated with cores 2, 3, 4, 6, 7 and 8. In another embodiment,
it could be determined that the sensors 508 are faulty. If it is
determined that the sensors 508 a faulty, then the sensors 508 can
be recalibrated by a sensor controller (although not shown, will be
discussed in greater detail in regards to FIG. 9). The sensor
controller can compare any sensor 508 change to calibration
reference values stored in a memory (although not shown, will be
discussed in greater detail in regards to FIG. 9), and upon an
indication that the sensors 508 values have changed (from its
original calibrated state), an indication of a faulty sensor 508
can be sent to an administrator and the calibration reference
values can be updated by the sensor controller and stored in the
memory.
[0082] The aforementioned systems, apparatuses, and/or devices have
been described with respect to interaction between several
components. It should be appreciated that such systems and
components can comprise those components or sub-components
specified therein, some of the specified components or
sub-components, and/or additional components. Sub-components could
also be implemented as components communicatively coupled to other
components rather than included within parent components. Further
yet, one or more components and/or sub-components can be combined
into a single component providing aggregate functionality. The
components can also interact with one or more other components not
specifically described herein for the sake of brevity, but known by
those of skill in the art.
[0083] In view of the example systems, apparatus, and computer
readable storage mediums described herein, example methods that can
be implemented in accordance with the disclosed subject matter can
be further appreciated with reference to the flowcharts in FIGS.
11-14. Repetitive description of like elements employed in
respective embodiments is omitted for sake of brevity. For
simplicity of explanation, the computer-implemented methodologies
are depicted and described as a series of acts. It is to be
understood and appreciated that the subject innovation is not
limited by the acts illustrated and/or by the order of acts, for
example acts can occur in various orders and/or concurrently, and
with other acts not presented and described herein. Furthermore,
not all illustrated acts can be required to implement the
computer-implemented methodologies in accordance with the disclosed
subject matter. In addition, those skilled in the art will
understand and appreciate that the computer-implemented
methodologies could alternatively be represented as a series of
interrelated states via a state diagram or events. Additionally, it
should be further appreciated that the computer-implemented
methodologies disclosed hereinafter and throughout this
specification are capable of being stored on an article of
manufacture to facilitate transporting and transferring such
computer-implemented methodologies to computers. The term article
of manufacture, as used herein, is intended to encompass a computer
program accessible from any computer-readable device or storage
media.
[0084] FIG. 11 illustrates a block diagram of another example,
non-limiting computer-implemented method 1100 that facilitates
inducing non-uniform cooling in accordance with one or more
embodiments described herein. Repetitive description of like
elements employed in respective embodiments is omitted for sake of
brevity.
[0085] At element 1102, a device operatively coupled to a
multi-core processer (e.g., computing device 102) and a first
subset of cores of a plurality of cores of the multi-core processor
can operate with least resistance to a coolant flow rate. At
element 1104, processors of the device can be operated at their
lowest power state. Thereafter, a coolant temperature can be ramped
from a low temperature to a high temperature at a steady state at
element 1106. At element 1108, values from sensors being calibrated
can be recorded as a function of the coolant temperature.
Consequently, a regression fit can be performed at element 1110 to
get the calibration function for each sensor.
[0086] FIG. 12 illustrates a block diagram of another example,
non-limiting computer-implemented method 1200 that facilitates
inducing non-uniform cooling in accordance with one or more
embodiments described herein. Repetitive description of like
elements employed in respective embodiments is omitted for sake of
brevity.
[0087] At element 1202, a device operatively coupled to a
multi-core processor (e.g., computing device 102) can start with a
least resistance to coolant flow (e.g., flow control device 904),
wherein no flow impedance structures 502 impede the coolant flow.
At element 1204, the device can perform sensor calibration of
sensors (e.g., sensor controller 908) associated with a first core
of a plurality of cores of the multi-core processor, wherein the
plurality of cores are provided on one or more integrated circuit
chips (e.g., the one or more IC chips 104, and the like). At
element 1206, the device can compare changes in calibration
parameters (of the sensors 508) with reference to a database (e.g.,
via the sensor controller 908). If a change is detected at element
1208, the device can determine if the sensors 508 are experiencing
a sensor drift (e.g., via the sensor controller 908) at element
1222 or monitor the sensors 508 to detect an anomaly at element
1210. If the sensors 508 are experiencing sensor drift, or the
sensor has been determined to have malfunctioned (is a sensor
having poor or no functionality) at element 1224, then a
calibration reference database can be updated at element 1220, and
outputs of updated values from element 1220 an be used to perform
calibrations of sensors again at element 1204 (e.g., via the sensor
controller 908).
[0088] If an anomaly is detected at element 1212, then the
computing device 102 can determine if the cooling system is
operating at maximum capacity at element 1214 and throttle chip
power at element 1232 (e.g., via the voltage/frequency controller
116) if the cooling system is operating at maximum capacity at
element 1214. If the cooling system is not operating at maximum
capacity at element 1214, then the flow impedance structures 502
can be adjusted to mitigate the anomaly at element 1216 (e.g., via
the cooling controller 906). Consequently, a system administrator
can be alerted about the anomaly at element 1218, and the system
can return to detecting anomalies at element 1212 (e.g., via the
sensor controller 908). An alert to the system administrator can
take several different forms and prompt a mitigation strategy to
ensure that an anomalous core does not continue to operate at a
certain capacity. For instance, the alert can result in halting of
any queued jobs by the computing device 102 to the core
experiencing the anomaly. The alert can also notify the system
administer to isolate the core in response to notification of a hot
spot associated with the core. For example, the system can then
assign a lower priority to the core that has experienced the
anomaly, to allow time for the core to cool, and swap out for
another core that is not experiencing an anomaly.
[0089] Alternatively, if an anomaly is not detected at element
1212, then the computing device 102 can continue to operate under
normal conditions at element 1230. If the computing device 102
continues to operation under normal conditions at element 1230 or
the chip power is throttled at element 1232, then the computing
device 102 can next make a determination as to whether to shut the
system down at element 1228. If the determination is made to shut
the system down at element 1228, then the computing device 102 can
wait a time t and shut down the cooling system at element 1226.
Alternatively, should the determination be made not to shut down
the system at element 1228, then the system can return to
monitoring the sensors 508 to detect an anomaly at element
1210.
[0090] FIG. 13 illustrates a flow diagram of another example,
non-limiting computer-implemented method 1300 that facilitates
inducing non-uniform cooling in accordance with one or more
embodiments described herein. Repetitive description of like
elements employed in respective embodiments is omitted for sake of
brevity.
[0091] At element 1302, a multi-core processer device 106 can
distribute coolant to a location of the multi-core processor
device, resulting in coolant flow (e.g., via the flow control
device 904). At element 1304, the multi-core processor device 106
can detect a thermal anomaly of the multi-core processor device,
resulting in a detection of a location of the thermal anomaly
(e.g., via the sensor controller 908). For example, in some
embodiments, the sensors 508 associated with certain cores can
detect a rapid increase in temperature within a specific location
of its associated core. Consequently, based on the detection of the
location of the thermal anomaly at element 1304, the multi-core
processor device can adjust the flow control device 904 to direct
the coolant to the location of the thermal anomaly at element
(e.g., via the cooling controller 906). According to these
embodiments, the flow impedance structures 502 can be actively
manipulated to control cooling of the respective cores (or
respective areas of the respective cores) as needed (e.g., via the
cooling controller 906).
[0092] FIG. 14 illustrates a flow diagram of another example,
non-limiting computer-implemented method 1400 that facilitates
inducing non-uniform cooling in accordance with one or more
embodiments described herein. Repetitive description of like
elements employed in respective embodiments is omitted for sake of
brevity.
[0093] At element 1402, a multi-core processor 106 can distribute
coolant to a location of the multi-core processor device 106 (e.g.,
via the cooling controller 906). At element 1404, the multi-core
processor device can detect a location of a thermal anomaly of the
multi-core processor device 106 (e.g., via the sensor controller
908). For example, in some embodiments, the sensors 508 associated
with certain cores can detect a rapid increase in temperature
within a specific location of its associated core. Consequently,
the multi-core processor device can adjust the flow control device
to direct the coolant to the location of the thermal anomaly at
1408 (e.g., via the cooling controller 906) based on detecting the
location. According to these embodiments, the flow impedance
structures 502 can be actively manipulated to control cooling of
the respective cores (or respective areas of the respective cores)
as needed (e.g., via the cooling controller 906).
[0094] In order to provide a context for the various aspects of the
disclosed subject matter, FIG. 15 as well as the following
discussion are intended to provide a general description of a
suitable environment in which the various aspects of the disclosed
subject matter can be implemented. FIG. 15 illustrates a block
diagram of an example, non-limiting operating environment in which
one or more embodiments described herein can be facilitated.
[0095] Repetitive description of like elements employed in other
embodiments described herein is omitted for sake of brevity. With
reference to FIG. 15, a suitable operating environment 1501 for
implementing various aspects of this disclosure can also include a
computer 1512. The computer 1512 can also include a processing unit
1514, a system memory 1516, and a system bus 1518. In various
embodiments, the computer 1512 can be or include computing device
102 and vice versa. Similarly, the processing unit 1514 can be or
include multi-core processor 106 and vice versa. The system bus
1518 couples system components including, but not limited to, the
system memory 1516 to the processing unit 1514. The processing unit
1514 can be any of various available processors. Dual
microprocessors and other multiprocessor architectures also can be
employed as the processing unit 1514. The system bus 1518 can be
any of several types of bus structure(s) including the memory bus
or memory controller, a peripheral bus or external bus, and/or a
local bus using any variety of available bus architectures
including, but not limited to, Industrial Standard Architecture
(ISA), Micro-Channel Architecture (MSA), Extended ISA (EISA),
Intelligent Drive Electronics (IDE), VESA Local Bus (VLB),
Peripheral Component Interconnect (PCI), Card Bus, Universal Serial
Bus (USB), Advanced Graphics Port (AGP), Firewire (IEEE 1594), and
Small Computer Systems Interface (SCSI). The system memory 1516 can
also include volatile memory 1520 and nonvolatile memory 1522. The
basic input/output system (BIOS), containing the basic routines to
transfer information between elements within the computer 1512,
such as during start-up, is stored in nonvolatile memory 1522. By
way of illustration, and not limitation, nonvolatile memory 1522
can include read only memory (ROM), programmable ROM (PROM),
electrically programmable ROM (EPROM), electrically erasable
programmable ROM (EEPROM), flash memory, or nonvolatile random
access memory (RAM) (e.g., ferroelectric RAM (FeRAM). Volatile
memory 1520 can also include random access memory (RAM), which acts
as external cache memory. By way of illustration and not
limitation, RAM is available in many forms such as static RAM
(SRAM), dynamic RAM (DRAM), synchronous DRAM (SDRAM), double data
rate SDRAM (DDR SDRAM), enhanced SDRAM (ESDRAM), Synchlink DRAM
(SLDRAM), direct Rambus RAM (DRRAM), direct Rambus dynamic RAM
(DRDRAM), and Rambus dynamic RAM.
[0096] Computer 1512 can also include removable/non-removable,
volatile/nonvolatile computer storage media. FIG. 15 illustrates,
for example, a disk storage 1524. Disk storage 1524 can also
include, but is not limited to, devices like a magnetic disk drive,
floppy disk drive, tape drive, Jaz drive, Zip drive, LS-100 drive,
flash memory card, or memory stick. The disk storage 1524 also can
include storage media separately or in combination with other
storage media including, but not limited to, an optical disk drive
such as a compact disk ROM device (CD-ROM), CD recordable drive
(CD-R Drive), CD rewritable drive (CD-RW Drive) or a digital
versatile disk ROM drive (DVD-ROM). To facilitate connection of the
disk storage 1524 to the system bus 1518, a removable or
non-removable interface is typically used, such as interface 1526.
FIG. 15 also depicts software that acts as an intermediary between
users and the basic computer resources described in the suitable
operating environment 1501. Such software can also include, for
example, an operating system 1528. Operating system 1528, which can
be stored on disk storage 1524, acts to control and allocate
resources of the computer 1512. System applications 1530 take
advantage of the management of resources by operating system 1528
through program modules 1532 and program data 1534, e.g., stored
either in system memory 1516 or on disk storage 1524. It is to be
appreciated that this disclosure can be implemented with various
operating systems or combinations of operating systems. A user
enters commands or information into the computer 1512 through input
device(s) 1536. Input devices 1536 include, but are not limited to,
a pointing device such as a mouse, trackball, stylus, touch pad,
keyboard, microphone, joystick, game pad, satellite dish, scanner,
TV tuner card, digital camera, digital video camera, web camera,
and the like. These and other input devices connect to the
processing unit 1514 through the system bus 1518 via interface
port(s) 1538. Interface port(s) 1538 include, for example, a serial
port, a parallel port, a game port, and a universal serial bus
(USB). Output device(s) 1540 use some of the same type of ports as
input device(s) 1536. Thus, for example, a USB port can be used to
provide input to computer 1512, and to output information from
computer 1512 to an output device 1540. Output adapter 1542 is
provided to illustrate that there are some output devices 1540 like
monitors, speakers, and printers, among other output devices 1540,
which require special adapters. The output adapters 1542 include,
by way of illustration and not limitation, video and sound cards
that provide a means of connection between the output device 1540
and the system bus 1518. It should be noted that other devices
and/or systems of devices provide both input and output
capabilities such as remote computer(s) 1544.
[0097] Computer 1512 can operate in a networked environment using
logical connections to one or more remote computers, such as remote
computer(s) 1544. The remote computer(s) 1544 can be a computer, a
server, a router, a network PC, a workstation, a microprocessor
based appliance, a peer device or other common network node and the
like, and typically can also include many or all of the elements
described relative to computer 1512. For purposes of brevity, only
a memory storage device 1546 is illustrated with remote computer(s)
1544. Remote computer(s) 1544 is logically connected to computer
1512 through a network interface 1548 and then physically connected
via communication connection 1550. Network interface 1548
encompasses wire and/or wireless communication networks such as
local-area networks (LAN), wide-area networks (WAN), cellular
networks, etc. LAN technologies include Fiber Distributed Data
Interface (FDDI), Copper Distributed Data Interface (CDDI),
Ethernet, Token Ring and the like. WAN technologies include, but
are not limited to, point-to-point links, circuit switching
networks like Integrated Services Digital Networks (ISDN) and
variations thereon, packet switching networks, and Digital
Subscriber Lines (DSL). Communication connection(s) 1550 refers to
the hardware/software employed to connect the network interface
1548 to the system bus 1518. While communication connection 1550 is
shown for illustrative clarity inside computer 1512, it can also be
external to computer 1512. The hardware/software for connection to
the network interface 1548 can also include, for exemplary purposes
only, internal and external technologies such as, modems including
regular telephone grade modems, cable modems and DSL modems, ISDN
adapters, and Ethernet cards.
[0098] The present invention may be a system, a method, an
apparatus and/or a computer program product at any possible
technical detail level of integration. The computer program product
can include a computer readable storage medium (or media) having
computer readable program instructions thereon for causing a
processor to carry out aspects of the present invention. The
computer readable storage medium can be a tangible device that can
retain and store instructions for use by an instruction execution
device. The computer readable storage medium can be, for example,
but is not limited to, an electronic storage device, a magnetic
storage device, an optical storage device, an electromagnetic
storage device, a semiconductor storage device, or any suitable
combination of the foregoing. A non-exhaustive list of more
specific examples of the computer readable storage medium can also
include the following: a portable computer diskette, a hard disk, a
random access memory (RAM), a read-only memory (ROM), an erasable
programmable read-only memory (EPROM or Flash memory), a static
random access memory (SRAM), a portable compact disc read-only
memory (CD-ROM), a digital versatile disk (DVD), a memory stick, a
floppy disk, a mechanically encoded device such as punch-cards or
raised structures in a groove having instructions recorded thereon,
and any suitable combination of the foregoing. A computer readable
storage medium, as used herein, is not to be construed as being
transitory signals per se, such as radio waves or other freely
propagating electromagnetic waves, electromagnetic waves
propagating through a waveguide or other transmission media (e.g.,
light pulses passing through a fiber-optic cable), or electrical
signals transmitted through a wire.
[0099] Computer readable program instructions described herein can
be downloaded to respective computing/processing devices from a
computer readable storage medium or to an external computer or
external storage device via a network, for example, the Internet, a
local area network, a wide area network and/or a wireless network.
The network can comprise copper transmission cables, optical
transmission fibers, wireless transmission, routers, firewalls,
switches, gateway computers and/or edge servers. A network adapter
card or network interface in each computing/processing device
receives computer readable program instructions from the network
and forwards the computer readable program instructions for storage
in a computer readable storage medium within the respective
computing/processing device. Computer readable program instructions
for carrying out operations of the present invention can be
assembler instructions, instruction-set-architecture (ISA)
instructions, machine instructions, machine dependent instructions,
microcode, firmware instructions, state-setting data, configuration
data for ICry, or either source code or object code written in any
combination of one or more programming languages, including an
object oriented programming language such as Smalltalk, C++, or the
like, and procedural programming languages, such as the "C"
programming language or similar programming languages. The computer
readable program instructions can execute entirely on the user's
computer, partly on the user's computer, as a stand-alone software
package, partly on the user's computer and partly on a remote
computer or entirely on the remote computer or server. In the
latter scenario, the remote computer can be connected to the user's
computer through any type of network, including a local area
network (LAN) or a wide area network (WAN), or the connection can
be made to an external computer (for example, through the Internet
using an Internet Service Provider). In some embodiments,
electronic circuitry including, for example, programmable logic
circuitry, field-programmable gate arrays (FPGA), or programmable
logic arrays (PLA) can execute the computer readable program
instructions by utilizing state information of the computer
readable program instructions to personalize the electronic
circuitry, in order to perform aspects of the present
invention.
[0100] Aspects of the present invention are described herein with
reference to flowchart illustrations and/or block diagrams of
methods, apparatus (systems), and computer program products
according to embodiments of the invention. It will be understood
that each block of the flowchart illustrations and/or block
diagrams, and combinations of blocks in the flowchart illustrations
and/or block diagrams, can be implemented by computer readable
program instructions. These computer readable program instructions
can be provided to a processor of a general purpose computer,
special purpose computer, or other programmable data processing
apparatus to produce a machine, such that the instructions, which
execute via the processor of the computer or other programmable
data processing apparatus, create means for implementing the
functions/acts specified in the flowchart and/or block diagram
block or blocks. These computer readable program instructions can
also be stored in a computer readable storage medium that can
direct a computer, a programmable data processing apparatus, and/or
other devices to function in a particular manner, such that the
computer readable storage medium having instructions stored therein
comprises an article of manufacture including instructions which
implement aspects of the function/act specified in the flowchart
and/or block diagram block or blocks. The computer readable program
instructions can also be loaded onto a computer, other programmable
data processing apparatus, or other device to cause a series of
operational acts to be performed on the computer, other
programmable apparatus or other device to produce a computer
implemented process, such that the instructions which execute on
the computer, other programmable apparatus, or other device
implement the functions/acts specified in the flowchart and/or
block diagram block or blocks.
[0101] The flowchart and block diagrams in the Figures illustrate
the architecture, functionality, and operation of possible
implementations of systems, methods, and computer program products
according to various embodiments of the present invention. In this
regard, each block in the flowchart or block diagrams can represent
a module, segment, or portion of instructions, which comprises one
or more executable instructions for implementing the specified
logical function(s). In some alternative implementations, the
functions noted in the blocks can occur out of the order noted in
the Figures. For example, two blocks shown in succession can, in
fact, be executed substantially concurrently, or the blocks can
sometimes be executed in the reverse order, depending upon the
functionality involved. It will also be noted that each block of
the block diagrams and/or flowchart illustration, and combinations
of blocks in the block diagrams and/or flowchart illustration, can
be implemented by special purpose hardware-based systems that
perform the specified functions or acts or carry out combinations
of special purpose hardware and computer instructions.
[0102] While the subject matter has been described above in the
general context of computer-executable instructions of a computer
program product that runs on a computer and/or computers, those
skilled in the art will recognize that this disclosure also can or
can be implemented in combination with other program modules.
Generally, program modules include routines, programs, components,
data structures, etc. that perform particular tasks and/or
implement particular abstract data types. Moreover, those skilled
in the art will appreciate that the inventive computer-implemented
methods can be practiced with other computer system configurations,
including single-processor or multiprocessor computer systems,
mini-computing devices, mainframe computers, as well as computers,
hand-held computing devices (e.g., PDA, phone),
microprocessor-based or programmable consumer or industrial
electronics, and the like. The illustrated aspects can also be
practiced in distributed computing environments where tasks are
performed by remote processing devices that are linked through a
communications network. However, some, if not all aspects of this
disclosure can be practiced on stand-alone computers. In a
distributed computing environment, program modules can be located
in both local and remote memory storage devices.
[0103] As used in this application, the terms "component,"
"system," "platform," "interface," and the like, can refer to
and/or can include a computer-related entity or an entity related
to an operational machine with one or more specific
functionalities. The entities disclosed herein can be either
hardware, a combination of hardware and software, software, or
software in execution. For example, a component can be, but is not
limited to being, a process running on a processor, a processor, an
object, an executable, a thread of execution, a program, and/or a
computer. By way of illustration, both an application running on a
server and the server can be a component. One or more components
can reside within a process and/or thread of execution and a
component can be localized on one computer and/or distributed
between two or more computers. In another example, respective
components can execute from various computer readable media having
various data structures stored thereon. The components can
communicate via local and/or remote processes such as in accordance
with a signal having one or more data packets (e.g., data from one
component interacting with another component in a local system,
distributed system, and/or across a network such as the Internet
with other systems via the signal). As another example, a component
can be an apparatus with specific functionality provided by
mechanical parts operated by electric or electronic circuitry,
which is operated by a software or firmware application executed by
a processor. In such a case, the processor can be internal or
external to the apparatus and can execute at least a part of the
software or firmware application. As yet another example, a
component can be an apparatus that provides specific functionality
through electronic components without mechanical parts, wherein the
electronic components can include a processor or other means to
execute software or firmware that confers at least in part the
functionality of the electronic components. In an aspect, a
component can emulate an electronic component via a virtual
machine, e.g., within a cloud computing system.
[0104] In addition, the term "or" is intended to mean an inclusive
"or" rather than an exclusive "or." That is, unless specified
otherwise, or clear from context, "X employs A or B" is intended to
mean any of the natural inclusive permutations. That is, if X
employs A; X employs B; or X employs both A and B, then "X employs
A or B" is satisfied under any of the foregoing instances.
Moreover, articles "a" and "an" as used in the subject
specification and annexed drawings should generally be construed to
mean "one or more" unless specified otherwise or clear from context
to be directed to a singular form. As used herein, the terms
"example" and/or "exemplary" are utilized to mean serving as an
example, instance, or illustration. For the avoidance of doubt, the
subject matter disclosed herein is not limited by such examples. In
addition, any aspect or design described herein as an "example"
and/or "exemplary" is not necessarily to be construed as preferred
or advantageous over other aspects or designs, nor is it meant to
preclude equivalent exemplary structures and techniques known to
those of ordinary skill in the art.
[0105] As it is employed in the subject specification, the term
"processor" can refer to substantially any computing processing
unit or device comprising, but not limited to, single-core
processors; single-processors with software multithread execution
capability; multi-core processors; multi-core processors with
software multithread execution capability; multi-core processors
with hardware multithread technology; parallel platforms; and
parallel platforms with distributed shared memory. Additionally, a
processor can refer to an IC, an application specific IC (ASIC), a
digital signal processor (DSP), a field programmable gate array
(FPGA), a programmable logic controller (PLC), a complex
programmable logic device (CPLD), a discrete gate or transistor
logic, discrete hardware components, or any combination thereof
designed to perform the functions described herein. Further,
processors can exploit nano-scale architectures such as, but not
limited to, molecular and quantum-dot based transistors, switches
and gates, in order to optimize space usage or enhance performance
of user equipment. A processor can also be implemented as a
combination of computing processing units. In this disclosure,
terms such as "store," "storage," "data store," data storage,"
"database," and substantially any other information storage
component relevant to operation and functionality of a component
are utilized to refer to "memory components," entities embodied in
a "memory," or components comprising a memory. It is to be
appreciated that memory and/or memory components described herein
can be either volatile memory or nonvolatile memory, or can include
both volatile and nonvolatile memory. By way of illustration, and
not limitation, nonvolatile memory can include read only memory
(ROM), programmable ROM (PROM), electrically programmable ROM
(EPROM), electrically erasable ROM (EEPROM), flash memory, or
nonvolatile random access memory (RAM) (e.g., ferroelectric RAM
(FeRAM). Volatile memory can include RAM, which can act as external
cache memory, for example. By way of illustration and not
limitation, RAM is available in many forms such as synchronous RAM
(SRAM), dynamic RAM (DRAM), synchronous DRAM (SDRAM), double data
rate SDRAM (DDR SDRAM), enhanced SDRAM (ESDRAM), Synchlink DRAM
(SLDRAM), direct Rambus RAM (DRRAM), direct Rambus dynamic RAM
(DRDRAM), and Rambus dynamic RAM (RDRAM).
[0106] Additionally, the disclosed memory components of systems or
computer-implemented methods herein are intended to include,
without being limited to including, these and any other suitable
types of memory.
[0107] What has been described above include mere examples of
systems and computer-implemented methods. It is, of course, not
possible to describe every conceivable combination of components or
computer-implemented methods for purposes of describing this
disclosure, but one of ordinary skill in the art can recognize that
many further combinations and permutations of this disclosure are
possible. Furthermore, to the extent that the terms "includes,"
"has," "possesses," and the like are used in the detailed
description, claims, appendices and drawings such terms are
intended to be inclusive in a manner similar to the term
"comprising" as "comprising" is interpreted when employed as a
transitional word in a claim. The descriptions of the various
embodiments have been presented for purposes of illustration, but
are not intended to be exhaustive or limited to the embodiments
disclosed. Many modifications and variations will be apparent to
those of ordinary skill in the art without departing from the scope
and spirit of the described embodiments. The terminology used
herein was chosen to best explain the principles of the
embodiments, the practical application or technical improvement
over technologies found in the marketplace, or to enable others of
ordinary skill in the art to understand the embodiments disclosed
herein.
* * * * *