U.S. patent application number 12/049452 was filed with the patent office on 2008-07-03 for sti liner modification method.
This patent application is currently assigned to TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.. Invention is credited to Vincent S. Chang, Chia-Lin Chen, Chien-Hao Chen, Shih-Chang Chen, Tze-Liang Lee.
Application Number | 20080157266 12/049452 |
Document ID | / |
Family ID | 36816186 |
Filed Date | 2008-07-03 |
United States Patent
Application |
20080157266 |
Kind Code |
A1 |
Chen; Chien-Hao ; et
al. |
July 3, 2008 |
STI LINER MODIFICATION METHOD
Abstract
A new and improved liner modification method for a liner oxide
layer in an STI trench is disclosed. According to the method, an
STI trench is etched in a substrate and a liner oxide layer is
formed on the trench surfaces by oxidation techniques. The method
further includes pre-treatment of the trench surfaces using a
nitrogen-containing gas prior to formation of the liner oxide
layer, post-formation nitridation of the liner oxide layer, or both
pre-treatment of the trench surfaces and post-formation nitridation
of the liner oxide layer. The liner modification method of the
present invention optimizes the inverse narrow width effect (INWE)
and gate oxide integrity (GOI) of STI structures and prevents
diffusion of dopant into the liner oxide layer during subsequent
processing.
Inventors: |
Chen; Chien-Hao; (Yilan
County, TW) ; Chang; Vincent S.; (Hsinchu, TW)
; Chen; Chia-Lin; (Hsinchu County, TW) ; Lee;
Tze-Liang; (Hsinchu, TW) ; Chen; Shih-Chang;
(Hsin-Chu, TW) |
Correspondence
Address: |
THOMAS, KAYDEN, HORSTEMEYER & RISLEY, LLP
600 GALLERIA PARKWAY, S.E., STE 1500
ATLANTA
GA
30339-5994
US
|
Assignee: |
TAIWAN SEMICONDUCTOR MANUFACTURING
CO., LTD.
Hsin-Chu
TW
|
Family ID: |
36816186 |
Appl. No.: |
12/049452 |
Filed: |
March 17, 2008 |
Related U.S. Patent Documents
|
|
|
|
|
|
Application
Number |
Filing Date |
Patent Number |
|
|
11059728 |
Feb 17, 2005 |
7361572 |
|
|
12049452 |
|
|
|
|
Current U.S.
Class: |
257/510 ;
257/E21.546; 257/E21.55 |
Current CPC
Class: |
H01L 21/76235
20130101 |
Class at
Publication: |
257/510 ;
257/E21.546 |
International
Class: |
H01L 21/762 20060101
H01L021/762 |
Claims
1. A shallow trench isolation structure, comprising: a substrate
having a trench with nitrogen-containing surfaces; a
hydrogen-containing liner oxide layer on the nitrogen-containing
trench surfaces; and a trench oxide filled into the trench.
2. The structure of claim 1, wherein the nitrogen-containing
surfaces have a gradient nitrogen concentration profile, with a
nitrogen concentration variation ranging from 3.about.30 atomic
percent.
3. The structure of claim 1, wherein the nitrogen-containing
surfaces have a nitrogen concentration above 3 atomic percent.
4. The structure of claim 1, wherein the hydrogen-containing liner
oxide layer further comprises nitrogen therein.
5. The structure of claim 4, wherein the hydrogen-containing liner
oxide layer has a nitrogen concentration above 2 atomic
percent.
6. The structure of claim 4, wherein the hydrogen-containing liner
oxide layer has a nitrogen concentration about 2.about.30 atomic
percent.
7. A shallow trench isolation structure, comprising: a substrate
having a trench therein; a liner oxide layer on the surfaces of the
trench, containing hydrogen and nitrogen therein; and a trench
oxide filled into the trench.
8. The structure of claim 7, wherein the surfaces of the trench
comprise nitrogen therein and have a gradient nitrogen
concentration profile, with a nitrogen concentration variation
ranging from 3.about.30 atomic percent.
9. The structure of claim 7, wherein the surfaces of the trench
comprise nitrogen therein and have a nitrogen concentration above 3
atomic percent.
10. The structure of claim 7, wherein the liner oxide layer has a
nitrogen concentration above 2 atomic percent.
11. The structure of claim 7, wherein the liner oxide layer has a
nitrogen concentration about 2.about.30 atomic percent.
12. A shallow trench isolation structure, comprising: a substrate
having a trench with nitrogen-containing surfaces, wherein the
nitrogen-containing surfaces have a gradient nitrogen concentration
profile; a liner oxide layer on the nitrogen-containing surfaces of
the trench; and a trench oxide filled into the trench.
13. The structure of claim 12, wherein the gradient nitrogen
concentration profile has a nitrogen concentration variation
ranging from 3.about.30 atomic percent.
14. The structure of claim 12, wherein the liner oxide layer
further comprises hydrogen therein.
15. The structure of claim 14, wherein the liner oxide layer
further comprises nitrogen therein.
16. The structure of claim 15, wherein the liner oxide layer has a
nitrogen concentration above 2 atomic percent.
17. The structure of claim 15, wherein the liner oxide layer has a
nitrogen concentration about 2.about.30 atomic percent.
Description
CROSS REFERENCE TO RELATED APPLICATIONS
[0001] This application is a Divisional of pending U.S. patent
application Ser. No. 11/059,728, filed Feb. 17, 2005 and entitled
"STI LINER MODIFICATION METHOD".
FIELD OF THE INVENTION
[0002] The present invention relates to shallow trench isolation
(STI) procedures for fabricating STI structures in the fabrication
of semiconductor integrated circuits. More particularly, the
present invention relates to a new and improved STI liner
modification method which includes a surface pre-treatment and/or
two-step oxidation process in the formation of a trench liner oxide
layer to optimize STI corner rounding, retard segregation of dopant
into the liner oxide layer and facilitate channel stress
management.
BACKGROUND OF THE INVENTION
[0003] The fabrication of various solid state devices requires the
use of planar substrates, or semiconductor wafers, on which
integrated circuits are fabricated. The final number, or yield, of
functional integrated circuits on a wafer at the end of the IC
fabrication process is of utmost importance to semiconductor
manufacturers, and increasing the yield of circuits on the wafer is
the main goal of semiconductor fabrication. After packaging, the
circuits on the wafers are tested, wherein non-functional dies are
marked using an inking process and the functional dies on the wafer
are separated and sold. IC fabricators increase the yield of dies
on a wafer by exploiting economies of scale. Over 1000 dies may be
formed on a single wafer which measures from six to twelve inches
in diameter.
[0004] Various processing steps are used to fabricate integrated
circuits on a semiconductor wafer. These steps include sequential
deposition of conductive and insulative layers on the silicon wafer
substrate; formation of a photoresist or other mask such as
titanium oxide or silicon oxide, in the form of the desired metal
interconnection pattern, using standard lithographic or
photolithographic techniques; subjecting the wafer substrate to a
dry etching process to remove material from one or more conducting
layers from the areas not covered by the mask, thereby etching the
conducting layer or layers in the form of the masked pattern on the
substrate; removing or stripping the mask layer from the substrate
typically using reactive plasma and chlorine gas, thereby exposing
the top surface of the conductive interconnect layer; and cooling
and drying the wafer substrate by applying water and nitrogen gas
to the wafer substrate.
[0005] The numerous processing steps outlined above are used to
cumulatively apply multiple electrically conductive and insulative
layers on the wafer and pattern the layers to form the circuits.
Additional techniques, such as dual damascene processes, are used
to form conductive vias which establish electrical contact between
vertically-spaced conductive lines or layers in the circuits. The
finished semiconductor product includes microelectronic devices
including transistors, capacitors and resistors that form the
integrated circuits on each of multiple die on a single wafer.
[0006] In the semiconductor industry, CMOS (complementary
metal-oxide semiconductor) technology is extensively used in the
fabrication of IC devices. CMOS technology typically involves the
use of overlying layers of semiconductor material with the bottom
layer being a dielectric layer and the top layer being a layer of
doped silicon material that serves as a low-resistivity electrical
contact gate electrode. The gate electrode, also referred to as a
gate stack, typically overlies the dielectric layer.
[0007] In the semiconductor fabrication industry, silicon oxide
(SiO.sub.2) is frequently used for its insulating properties as a
gate oxide or dielectric. As the dimensions of device circuits on
substrates become increasingly smaller, the gate dielectric
thickness must decrease proportionately in field effect transistors
(FETs) to approximately 3 to 3.5 nanometers. Accordingly, device
performance and reliability can be adversely affected by such
factors as interfacial defects, defect precursors and diffusion of
dopants through gate dielectrics, as well as unintended variations
in thickness in the gate oxide layer among central and peripheral
regions of the layer.
[0008] Two types of CMOS device structures which are commonly
fabricated in semiconductor technology include the MOSCAP (metal
oxide semiconductor capacitor) structure and the MOSFET (metal
oxide semiconductor field effect transistor) structure. Both of
these structures include a substrate on which is deposited a
dielectric layer having a high dielectric constant (k), such as a
pad oxide layer. A silicon-containing gate, or gate stack, is
deposited on the dielectric layer and connects a pair of trench
oxide layers (in the case of a MOSCAP structure) or source and
drain regions (in the case of a MOSFET structure).
[0009] FIG. 1 is a cross-section of an example of a polysilicon
gate 20 formed between a source 16 and a drain 18 of a device 30 on
a semiconductor wafer substrate 10. An STI (shallow trench
isolation) structure 32 includes a shallow trench 12 filled with
oxide 14 and separates devices from each other on the wafer
substrate 10. A polysilicon silicide, or polycide 22, typically
composed of nickel or cobalt, is deposited on the polysilicon gate
20, and an insulating layer 28 is deposited on the polycide 22. A
source silicide 24 is deposited on the source 16, and a drain
silicide 26 is deposited on the drain 18.
[0010] As shown in FIG. 2, an STI structure 36 is fabricated by
initially depositing a pad oxide layer 42 on a silicon substrate 40
and a silicon nitride layer 44 on the pad oxide layer 42. One or
more trenches 38 is etched through the silicon nitride layer 44 and
the pad oxide layer 42, into the substrate 40. A liner oxide layer
46 is then deposited on the sidewalls and bottom of the trench or
trenches 38. After a liner densification step, each trench 38 is
filled with a trench oxide 48, followed by chemical mechanical
planarization of the oxide layer 50 above the trench oxides 48.
[0011] The profile of the STI trench 38 is critical for proper CMOS
transistor operation. The shape of the top corners 52 of the trench
38 impacts the inverse narrow width effect (INWE), as well as the
gate oxide integrity (GOI). The shape of the bottom corners 54 is
closely related to junction leakage. Additionally, dopant
segregation and STI stress control are important for optimum device
performance and reliability.
[0012] Conventional methods of suppressing the INWE have included
tilted sidewall implantation and edge implantation. Furthermore,
shallow trench isolation using nitric oxide-annealed liner oxide
layer has been shown to prevent out-diffusion of boron through the
liner oxide layer. For stress control of STI processing,
oxide-nitride layers or a triple layer of oxide-nitride-oxide have
been used to relieve STI stress.
[0013] From a production point of view, tilted sidewall
implantation and edge implantation suffer from the disadvantage of
requiring additional photolithographic work to protect the pmos
region. Furthermore, while it is a relatively simple method,
shallow trench isolation using nitric oxide-annealed liner oxide
layer results in a liner oxide layer in which the nitrogen
concentration is very low (<2%). Thus, the improvement in
restriction of boron out-diffusion is low. Finally, the use of
oxide-nitride layers or a triple layer of oxide-nitride-oxide as
the liner oxide layer results in a liner oxide layer which is
rather thick (in the range of 200.about.600 angstroms). This
thickness is excessive for sub-micron technology. Additionally, the
pad removal step causes phosphoric acid to recess the nitride
layer, forming a gap which leads to an unacceptably large void in
the layer. Accordingly, a new and improved STI liner modification
method is needed which optimizes STI trench corner rounding,
retards dopant segregation into a liner oxide layer and reduces the
STI stress affect during STI fabrication.
[0014] An object of the present invention is to provide a new and
improved STI liner modification method for a liner oxide layer in
an STI trench.
[0015] Another object of the present invention is to provide a new
and improved liner modification method which optimizes corner
faceting of an STI trench.
[0016] Still another object of the present invention is to provide
a new and improved liner modification method which optimizes the
inverse narrow width effect (INWE) and gate oxide integrity (GOI)
of a semiconductor device, enhancing device performance.
[0017] Yet another object of the present invention is to provide a
new and improved liner modification method which is effective in
controlling the nitrogen profile and concentration in a liner oxide
layer of an STI structure in order to prevent diffusion of dopant
into the liner oxide layer, thus controlling the INWE.
[0018] A still further object of the present invention is to
provide a new and improved liner modification method by which a
high concentration of nitrogen can be introduced into a liner oxide
layer in an STI trench for enhanced STI stress management,
facilitating enhanced device performance.
[0019] Another object of the present invention is to provide a new
and improved liner modification method which typically does not
require additional lithography steps beyond the usual lithography
steps required to fabricate a shallow trench isolation
structure.
[0020] Another object of the present invention is to provide a new
and improved liner modification method which includes etching of an
STI trench in a substrate and formation of a liner oxide layer on
the trench surfaces by an oxidation process, and which method
further includes pre-treatment of the trench surfaces with nitrogen
prior to formation of the layer, post-formation nitridation of the
layer, or both.
SUMMARY OF THE INVENTION
[0021] In accordance with these and other objects and advantages,
the present invention is generally directed to a new and improved
liner modification method for a liner oxide layer in an STI trench.
According to the method, an STI trench is etched in a substrate and
a liner oxide layer is formed on the trench surfaces by oxidation
techniques. The method further includes pre-treatment of the trench
surfaces using a nitrogen-containing gas prior to formation of the
liner oxide layer, post-formation nitridation of the liner oxide
layer, or both pre-treatment of the trench surfaces and
post-formation nitridation of the liner oxide layer. The liner
modification method of the present invention optimizes the inverse
narrow width effect (INWE) and gate oxide integrity (GOI) of STI
structures, enhancing the device performance of semiconductor
devices fabricated on a substrate. Furthermore, the method is
effective in controlling the nitrogen profile and concentration in
a liner oxide layer in order to prevent diffusion of dopant into
the liner oxide layer, thus reducing the INWE (inverse narrow width
effect).
BRIEF DESCRIPTION OF THE DRAWINGS
[0022] The invention will now be described, by way of example, with
reference to the accompanying drawings, in which:
[0023] FIG. 1 is a cross-section of a semiconductor device
fabricated on a substrate, with two STI structures separating the
device from adjacent devices (not shown);
[0024] FIG. 2 is a cross-section of a pair of STI trenches etched
in a substrate and a liner oxide layer formed on the surfaces of
the trenches using a conventional method;
[0025] FIG. 3 is a pair of STI trenches fabricated according to the
liner modification method of the present invention;
[0026] FIG. 4 is a flow diagram illustrating a typical sequence of
process steps according to the liner modification method of the
present invention;
[0027] FIG. 5A is a cross-section of an STI trench fabricated
according to the method of the present invention, more particularly
illustrating a trench surface pre-treatment step; and
[0028] FIG. 5B is a cross-section of an STI trench fabricated
according to the method of the present invention, more particularly
illustrating nitridation of a liner oxide layer formed on the
trench surfaces.
DETAILED DESCRIPTION OF THE INVENTION
[0029] The present invention contemplates a new and improved liner
modification method for a liner oxide layer which lines trench
surfaces in an STI trench. The liner modification method of the
present invention optimizes the inverse narrow width effect (INWE)
and gate oxide integrity (GOI) of STI structures. This enhances the
device performance of semiconductor devices fabricated on a
substrate. The method is also effective in controlling the nitrogen
profile and concentration in a liner oxide layer in order to
prevent diffusion of dopant into the liner oxide layer, thus
reducing the INWE (inverse narrow width effect).
[0030] According to the method, an STI trench is etched in a
substrate and a liner oxide layer is formed on the trench surfaces
by oxidation techniques. The method further includes pre-treatment
of the trench surfaces using a nitrogen-containing gas prior to
formation of the liner oxide layer, post-formation nitridation of
the liner oxide layer, or both pre-treatment of the trench surfaces
and post-formation nitridation of the liner oxide layer. The liner
oxide layer may be formed on the typically pre-treated trench
surfaces using a two-step oxidation process which promotes rounding
of the top and bottom corners of the trench.
[0031] Pre-treatment of the trench surfaces with nitrogen prior to
formation of the liner oxide layer, in combination with
post-formation nitridation treatment of the layer, optimizes
rounding of the top and bottom corners of the STI trench. Rounding
of the top trench corners reduces the inverse narrow width effect
(INWE) and enhances gate oxide integrity (GOI). Rounding of the
bottom trench corners reduces or eliminates liner dislocation and
junction leakage. The nitrogen pre-treatment and nitridation
treatment steps also prevent diffusion of dopant into the liner
oxide layer, thereby controlling the INWE. Nitridation treatment of
the liner oxide layer facilitates STI stress management, resulting
in enhanced device performance. The method of the present invention
typically requires no additional lithographic work beyond that
normally required for the formation of STI structures.
[0032] Referring next to FIG. 3, an STI structure 58 fabricated
according to the STI liner modification method of the present
invention is shown. The STI structure 58 includes one or multiple
trenches 62 provided in a typically silicon substrate 60. A pad
oxide layer 64 and a silicon nitride layer 66 are sequentially
provided on the substrate 60. A liner oxide layer 68 lines the side
and bottom surfaces 63 of each trench 62. The top corners 70 and
bottom corners 72 of each trench 62 typically have a generally
rounded configuration. A trench oxide 74 fills each trench 62, and
an oxide layer 76 overlies the silicon nitride layer 66.
[0033] According to the method of the present invention, the side
and bottom surfaces 63 of each trench 62 are pre-treated with
nitrogen prior to formation of the liner oxide layer 68 thereon.
Alternatively or in addition, the liner oxide layer 68 is
nitridated. Preferably, both the side and bottom surfaces 63 of
each trench 62 are pre-treated with nitrogen and the liner oxide
layer 68 is nitridated. The liner oxide layer 68 is formed on the
pre-treated surfaces 63 of the trench 62 typically using a two-step
oxidation process which enhances rounding of the top trench corners
70 and bottom trench corners 72.
[0034] Referring next to FIG. 4, in conjunction with FIGS. 3, 5A
and 5B, the STI liner modification method of the present invention
is begun by etching the trench or trenches 62 in the substrate 60,
as indicated in step S1 of FIG. 4. The trench-formation step can be
carried out using conventional photolithography and etching
techniques. Furthermore, the trench depth, angles and corner
exposure can be tuned depending on the particular application,
according to the knowledge of those skilled in the art.
[0035] As indicated in step S2, the side and bottom trench surfaces
63 are subjected to a surface pre-treatment step, in which nitrogen
78 is directed against the trench surfaces 63 exposed by the
etching step S1, as shown in FIG. 5A. This step can be accomplished
without the use of additional lithography. The surface
pre-treatment step S2 facilitates incorporation of nitrogen into
the silicon trench surfaces 63 at a concentration of preferably
about 3.about.30 atomic percent, causing the growth rate of the
subsequent liner oxide layer 68 thereon to be dependent on liner
oxide crystallization. The nitrogen pre-treated trench surface 63
has a gradient nitrogen concentration profile, with a nitrogen
concentration variation ranging from typically about 3.about.30
atomic percent. The top or exposed surface of the trench surface 63
has the greatest nitrogen concentration, which progressively
decreases in underlying regions beneath the top or exposed surface.
Furthermore, rounding of the bottom trench corners 72 is enhanced
by this step.
[0036] The surface pre-treatment step S2 is carried out typically
using either a plasma nitridation approach or a thermal nitridation
approach. According to the plasma nitridation approach, the
substrate 60 is placed in a plasma processing chamber (not shown)
and nitrogen plasma is used to incorporate nitrogen into the trench
surfaces 63. Any suitable nitrogen-containing gas, such as N.sub.2,
NH.sub.3, N.sub.2O or NO, for example, may be used as the
plasma-forming gas. Typical process parameters for the plasma
nitridation approach include a chamber pressure of typically about
5 mtorr.about.800 mtorr, a power of typically about 100
KW.about.200 KW, a processing temperature of typically about
20.about.600 degrees C., and a process time of typically about 1
sec..about.10 min.
[0037] According to the thermal nitridation approach, the substrate
60 is placed in a thermal processing chamber, for example. Any
suitable nitrogen-containing gas, such as NH.sub.3, N.sub.2O or NO,
for example, may be used as the nitrogen-carrying gas. Typical
process parameters for the thermal nitridation approach include a
chamber pressure of typically about 10.about.100 torr, a process
temperature of typically about 800.about.1000 degrees C., and a
process time of typically about 0.5.about.10 min.
[0038] As indicated in step S3, the liner oxide layer 68 is next
formed on the nitrogen pre-treated trench surfaces 63. This is
preferably carried out using a two-step oxidation process which
enhances rounding of the top trench corners 70 and bottom trench
corners 72, as shown in FIGS. 3 and 5B. The two-step oxidation
process S3 may be carried out in a thermal processing furnace or a
rapid thermal processing (RTP) chamber, for example.
[0039] According to the two-step oxidation process S3, the
substrate 60 is initially placed in the thermal processing furnace
or rapid thermal processing chamber. In a first oxidation step, the
chamber temperature is ramped up to typically about 700.about.900
degrees C. in an H.sub.2 ambient for typically about 10.about.100
sec., to promote migration of silicon along the trench surfaces 63.
In the second oxidation step, the chamber temperature is ramped up
to typically about 1000.about.1100 degrees C. in an O.sub.2 ambient
to facilitate oxidation of the silicon along the trench surfaces
63. Depending on the particular application, the thickness range
for the liner oxide layer 68 is typically about 50.about.200
angstroms.
[0040] After the two-step oxidation process S3, the liner oxide
layer 68 is typically subjected to a liner nitridation step S4. In
the liner nitridation step S4, the nitrogen concentration and
profile of the liner oxide layer 68 is controlled to prevent
diffusion of dopant into the liner oxide layer 68 and to manage STI
stress. The liner nitridation step S4 may be carried out typically
according to either a plasma nitridation approach or a thermal
nitridation approach. Either approach can be used to precisely
control the nitrogen concentration (typically about 0.about.30
percent) of the liner oxide layer 68. Preferably, the nitridated
liner oxide layer 68 has a nitrogen concentration of about
2.about.30 atomic percent. The liner oxide layer 68 has a nitrogen
concentration gradient with a variation larger than typically about
3 atomic percent.
[0041] According to the plasma nitridation approach, nitrogen
plasma is used to incorporate nitrogen into the liner oxide layer
68, using suitable nitrogen-containing gas such as N.sub.2,
NH.sub.3, N.sub.2O or NO, for example, as the nitrogen plasma
precursor. Typical process parameters for the plasma nitridation
approach include a chamber pressure of typically about 5
mtorr.about.800 mtorr, a power of typically about 100 KW.about.200
KW, a processing temperature of typically about 20.about.600
degrees C., and a processing time of typically about 1
sec..about.10 min.
[0042] According to the thermal nitridation approach, any suitable
nitrogen-containing gas, such as NH.sub.3, N.sub.2O or NO, for
example, may be used as the nitrogen-carrying gas. Typical process
parameters for the thermal nitridation approach include a chamber
pressure of typically about 10.about.100 torr, a process
temperature of typically about 800.about.1000 degrees C., and a
process time of typically about 0.5.about.10 min.
[0043] After the liner nitridation step S4, the liner oxide layer
68 may be subjected to an optional post-annealing step S5 to
densify and reduce the trap density of the nitrided liner oxide
layer 68, as well as to eliminate layer dislocation and release STI
stress. The post-annealing step S5 may be carried out in an
H.sub.2/NO/O.sub.2 gas mixture in a thermal processing furnace or
RTP chamber, for example. Typical process conditions include a
process temperature of typically about 900.about.1100 degrees C.
and a process time of typically about 0.1.about.10 min.
[0044] Following the optional post-annealing step S5, an STI
fill/CMP step S6 is carried out. At the STI fill step, each trench
62 is filled with a trench oxide 74 and an oxide layer 76 is formed
on the silicon nitride layer 66. At the CMP step, the oxide layer
76 is subjected to chemical mechanical planarization (CMP) to
planarize the oxide layer 76. The STI fill/CMP step S6 may be
carried out using conventional methods known by those skilled in
the art.
[0045] While the preferred embodiments of the invention have been
described above, it will be recognized and understood that various
modifications can be made in the invention and the appended claims
are intended to cover all such modifications which may fall within
the spirit and scope of the invention.
* * * * *