U.S. patent application number 09/729686 was filed with the patent office on 2001-04-05 for system to minimize the temperature coefficient of resistance of passive resistors in an integrated circuit process flow.
Invention is credited to Baldwin, Greg C., Tsao, Alwin J..
Application Number | 20010000122 09/729686 |
Document ID | / |
Family ID | 26749010 |
Filed Date | 2001-04-05 |
United States Patent
Application |
20010000122 |
Kind Code |
A1 |
Baldwin, Greg C. ; et
al. |
April 5, 2001 |
System to minimize the temperature coefficient of resistance of
passive resistors in an integrated circuit process flow
Abstract
An integrated circuit containing a resistor and the resistor per
se. The circuit includes a substrate (2) , a semiconductor resistor
(3) on the substrate and a layer of electrically insulating
material (5) disposed over the substrate and the semiconductor
resistor having at least one contact (11, 13, 15) extending
therethrough to the semiconductor resistor, the contact having an
electrical path therein extending to and forming an interface with
an end portion of the semiconductor resistor. The semiconductor
resistor has a semiconductor resistor body, preferably of doped
polysilicon, having one of a positive or negative temperature
coefficient of resistance and a resistor head. The resistor head
consists essentially of the electrical path which is metal
interconnect, the contacts and then interface to and from the
resistor body and in contact with the resistor body, the resistor
head having the other of a positive or negative temperature
coefficient of resistance.
Inventors: |
Baldwin, Greg C.; (Plano,
TX) ; Tsao, Alwin J.; (Garland, TX) |
Correspondence
Address: |
BAKER & BOTTS
1299 PENNSYLVANIA AVE., N.W.
WASHINGTON
DC
20004
US
|
Family ID: |
26749010 |
Appl. No.: |
09/729686 |
Filed: |
December 6, 2000 |
Related U.S. Patent Documents
|
|
|
|
|
|
Application
Number |
Filing Date |
Patent Number |
|
|
09729686 |
Dec 6, 2000 |
|
|
|
09207344 |
Dec 8, 1998 |
|
|
|
Current U.S.
Class: |
338/9 ;
257/E21.004; 257/E27.047; 338/309 |
Current CPC
Class: |
H01C 7/006 20130101;
H01C 7/06 20130101; H01L 28/20 20130101; H01L 27/0802 20130101 |
Class at
Publication: |
338/9 ;
338/309 |
International
Class: |
H01C 007/06; H01C
001/012 |
Claims
CLAIMS
1. A semiconductor resistor which includes: (a) a semiconductor
resistor body, said resistor body having one of a positive or
negative temperature coefficient of resistance; and (b) a resistor
head, said resistor head consisting essentially of the electrical
path and interface to and from the resistor body and in contact
with the resistor body, said resistor head having the other of a
positive or negative temperature coefficient of resistance.
2. The resistor of claim 1 wherein said resistor body is doped
polysilicon.
3. The resistor of claim 1 wherein said resistor body is doped to
have a negative temperature coefficient of resistance and said
resistor head has a positive temperature coefficient of
resistance.
4. The resistor of claim 2 wherein said resistor body is doped to
have a negative temperature coefficient of resistance and said
resistor head has a positive temperature coefficient of
resistance.
5. The resistor of claim 1 wherein said electrical path of said
resistor head includes doped polysilicon.
6. The resistor of claim 2 wherein said electrical path of said
resistor head includes doped polysilicon.
7. The resistor of claim 3 wherein said electrical path of said
resistor head includes doped polysilicon.
8. The resistor of claim 4 wherein said electrical path of said
resistor head includes doped polysilicon.
9. The resistor of claim 3 wherein said electrical path of said
resistor head is doped to have said positive temperature
coefficient of resistance.
10. The resistor of claim 4 wherein said electrical path of said
resistor head is doped to have said positive temperature
coefficient of resistance.
11. An integrated circuit which includes: (a) a substrate; (b) a
semiconductor resistor on said substrate; (c) a layer of
electrically insulating material disposed over said substrate and
said semiconductor resistor having at least one contact extending
therethrough to said semiconductor resistor, said contact having an
electrical path therein extending to and forming an interface with
an end portion of said semiconductor resistor; (d) said
semiconductor resistor having a semiconductor resistor body having
one of a positive or negative temperature coefficient of resistance
and a resistor head, said resistor head consisting essentially of
said electrical path and interface to and from the resistor body
and in contact with the resistor body, said resistor head having
the other of a positive or negative temperature coefficient of
resistance.
12. The circuit of claim 11 wherein said resistor body is doped
polysilicon.
13. The circuit of claim 11 wherein said resistor body is doped to
have a negative temperature coefficient of resistance and said
resistor head has a positive temperature coefficient of
resistance.
14. The circuit of claim 12 wherein said resistor body is doped to
have a negative temperature coefficient of resistance and said
resistor head has a positive temperature coefficient of
resistance.
15. The circuit of claim 11 wherein said electrical path of said
resistor head includes doped polysilicon.
16. The circuit of claim 12 wherein said electrical path of said
resistor head includes doped polysilicon.
17. The circuit of claim 13 wherein said electrical path of said
resistor head includes doped polysilicon.
18. The circuit of claim 14 wherein said electrical path of said
resistor head includes doped polysilicon.
19. The circuit of claim 13 wherein said electrical path of said
resistor head is doped to have said positive temperature
coefficient of resistance.
20. The circuit of claim 14 wherein said electrical path of said
resistor head is doped to have said positive temperature
coefficient of resistance.
Description
BACKGROUND OF THE INVENTION
1. 1. Field of the Invention
2. This invention relates to a system for fabricating passive
resistors in integrated circuits that display minimal change in
resistance over a wide range of operating temperatures.
3. 2. Brief Description of the Prior Art
4. Integrated circuits are generally fabricated with polysilicon
resistors that are formed on the semiconductor substrate. Such
resistors generally have a resistor body, generally formed of doped
polysilicon and generally having metallic leads coupled to opposing
ends of the resistor body, generally through contacts in field
oxide. The contacts are connected to metal interconnect. The
resistor body can be formed concurrently with polysilicon
transistor gate electrodes, such resistor body generally doped and
generally resting on the field oxide.
5. Integrated circuits that require passive resistors often have
tight tolerances on the resistance value of these resistors.
However, these prior art semiconductor resistors are subject to
variations in resistance value. Sources of variation in the
resistance value of these resistors include process fluctuations
that result in physical changes to the resistor properties such as
physical dimension or resistivity and changes in temperature. The
sources of change in temperature can be either external to the
resistor itself or internal due to the self-heating effects
associated with power dissipation. As the resistor temperature
changes, the value of resistance of the resistor also changes.
6. The general prior art method utilized for minimizing the
resistance alteration effects due to the temperature coefficient of
resistance (TCR) of a semiconducting resistor (a resistor formed of
semiconductor material) is to increase the doping concentration in
the resistor body to a sufficiently high level such that the TCR of
the resistor body is at a minimum. Then the resistors are built
with dimensions that make the resistor head resistance a small
percentage of the resistor body resistance. As a result, the
resistor head TCR has little effect on the overall resistor
temperature characteristics.
7. To reach sufficiently low TCR conditions in the resistor body
alone, the impurity or doping concentration must be very high,
about 3.times.10.sup.20 atoms/cm.sup.3 for polysilicon resistors.
Extra processing steps are often required to reach this level of
impurity concentration. These steps add cost to the production of
the circuit and limit the range of resistance values obtainable in
that the sheet resistance (R.sub.s) is low (about 70 to about 100
ohms/square). The simple expression for resistance is
R=R.sub.s(L/W), where L is length and W is width of the resistor
body. This equation shows that to achieve the desired value of R
when R.sub.s is low, W must be minimized (which increases the head
component of resistance and increases process variability) and/or L
must be increased, the latter increasing capacitance and area
consumed on the chip. The increase in length is also detrimental at
high frequency where these resistors are sometimes used.
SUMMARY OF THE INVENTION
8. In accordance with the present invention, the above described
inadequacies of prior art resistors are minimized.
9. The change in resistance with temperature of a semiconducting
material can be modeled by a numerical fit that takes the form:
R(T)/R(T.sub.0)=1+
TCR1.times.(T-T.sub.0)+TCR2.times.(T-T.sub.0).sup.2
10. where the resistance at temperature T is R(T), T.sub.0 is the
initial or reference temperature and TCR1 and TCR2 are the fitting
coefficients for the resistor body and the two resistor heads which
make connection at opposite ends of the resistor body respectively.
The above equation applies to the body or the head separately. In
other words, the above equation can be used for either the body or
for the head of the resistor individually. Then the coefficients
TCR1, TCR2 which are the numerical fitting coefficients are found
by fitting the equation to the data. It can be thought of as
fitting the expression y=1+ ax+ bx.sup.2 to some data where a and b
are the fitting coefficients. For every case (level of doping
concentration) that has been observed for polysilicon resistors,
the second fitting coefficient TCR2 is several orders of magnitude
lower than TCR1, so TCR2 has almost no effect on the equation over
the temperature range of interest, this being from about
-55.degree. C., to about 140.degree. C. This equation represents
the best fit to the resistance data taken over the above range of
temperatures. The temperature coefficients of resistance TCR1 and
TCR2 for the resistor body can be either negative for low to mid
levels of doping concentration or positive for very high levels of
doping concentration. The same statement applies to the head TCR1
and TCR2, but the head TCR1 and TCR2 generally do not change from
negative to positive at the same doping concentration as the
body.
11. When a semiconducting material is used for the resistor body,
electrical contacts are made to the resistor body in a region known
as the resistor head. Typically, the electrical path to the
resistor body is made through metal leads and contacts and possibly
a metal or metallic compound in contact with the resistor body. For
the present discussion, the combination of all of these components
is considered to be the resistor head. The total resistance of the
resistor structure can be written as R=R.sub.b+ 2 .times.R.sub.h,
where R.sub.b is the resistance of the resistor body and R.sub.h is
the resistance of each resistor head. Both R.sub.b and R.sub.h will
have temperature characteristics as described by the above equation
in R(T)/R(T.sub.0). The temperature coefficients of the resistor
heads, which include the interface resistance (or contact
resistance) between the resistor head material and the resistor
body, can be different from the temperature coefficients of
resistance of the resistor body. Metals and metallic compounds
typically have positive coefficients of resistance. The
head-to-resistor body interfaces may have either positive or
negative temperature coefficients of resistance, depending upon the
doping concentration in the body.
12. When the resistor body is built with an overall negative
coefficient of resistance, the above equation in R(T)/R(T.sub.0)
when applied to R.sub.b becomes less than 1 for temperatures
greater than T.sub.0 and the value of R.sub.b decreases with
increasing temperature. When the resistor head is built with an
overall positive coefficient of resistance, the value of R.sub.h
increases with increasing temperature or the R(T)/R(T.sub.0)
equation becomes greater than 1 when applied to R.sub.h. With
proper design of the physical dimensions of the resistor heads and
resistor body, the magnitude of the increase in resistance of the
resistor heads can offset the magnitude of the decrease in
resistance of the resistor body, resulting in very low overall
change in resistance for the entire resistor structure.
13. The above described method of reducing changes in resistance
due to temperature allows precision passive resistor structures to
be built with materials that are already available in the process
flow. No extra processing steps are generally required unless the
polysilicon resistor is part of a self-aligned silicide process
flow in which case one additional process step is required. The
silicide must be blocked from the resistor body, usually by a
patterned oxide or nitride. Extra processing can be provided to
change the resistivity of the resistor body or resistor heads,
however the above solution provides the desired result, whether or
not extra processing is utilized.
14. The procedure in accordance with the present invention
generally does not require additional processing steps as required
in the prior art to obtain the high doping levels since lower
impurity concentrations in the semiconductor which do not require
the additional processing are generally adequate. In addition, the
method in accordance with the present invention can take advantage
of the positive TCR associated with metal leads and contacts that
are commonly used in the manufacture of integrated circuits. If
only the resistor body TCR is minimized, then the methods used to
electrically connect the resistor to the rest of the circuit will
only result in an increase in resistance with temperature. This
change in resistance will be significant for resistors built with
low values of resistance. The resistor design described herein can
be used to minimize the effects of changing temperatures on the
change in resistance of the overall resistor structure.
15. A semiconductor resistor is fabricated in accordance with the
present invention by providing a semiconductor resistor body,
preferably of doped polysilicon with the doping level depending
upon whether the resistor is to display a positive or negative TCR.
The resistor is formed as a part of an integrated circuit and rests
on the upper surface of or over a substrate. The resistivity also
changes with doping concentration. Resistivity generally decreases
with increasing doping concentration. Since the sheet resistance
(R.sub.s) is the resistivity (.rho.) divided by the film thickness
(t) or R.sub.s= .rho./t, the sheet resistance value also changes
with any change in the doping concentration chosen. Therefore, to
provide a target value of resistance R, the resistor length and/or
width can be adjusted accordingly since R= R.sub.s (L/W). In
practice, generally the full equation for R, which includes the
head components, is used, this being R= R.sub.b+ 2 R.sub.h= R.sub.s
(L/W)+ 2R.sub.h. Typically, the resistor rests on field oxide, so
it will be covered by the material used to insulate metal from the
substrate/polysilicon. A pair of contacts are formed through the
electrical insulator at opposite ends of the resistor body. Each
contact contains an electrically conductive material, preferably a
refractory metal such as, for example, titanium in a thin layer
with most of the contact filled with either tungsten or aluminum.
This forms a refractory metal silicide interface with the resistor
body or polysilicon doped with, for example, phosphorus to a level
to provide a thermal coefficient of resistance within the contact
sufficient to offset the thermal coefficient of resistance of the
resistor body. A metal interconnect connects the conductor in the
contacts to other components in standard manner.
16. There are many ways to achieve opposite signs for the body and
head TCR. One example is to dope the polysilicon resistor body with
a 1.times.10.sup.20 atoms/cm.sup.3 concentration of arsenic and a
2.times.10.sup.20 atoms/cm.sup.3 concentration of phosphorus. The
body TCR1 has been demonstrated to be positive for phosphorus
concentrations of about 2.4.times.10.sup.20 atoms/cm.sup.3 and
higher, and the head TCR1 has been demonstrated to be positive for
phosphorous concentrations of about 1.6.times.10.sup.20
atoms/cm.sup.3 and higher, a concentration of 2.times.10.sup.20
atoms/cm.sup.3 therefore providing a positive head TCR1 with a
negative body TCR1 (TCR2 is being neglected because its effect is
minimal in the temperature range of interest which is from about
-55.degree. C. to about 140.degree. C.).
17. Phosphorus alone or boron alone can be used. The polysilicon
body TCR1 is positive for boron doping concentrations of
1.6.times.10.sup.20 atoms/cm.sup.3 and greater while the head TCR1
remains negative for all levels of doping concentration that have
been observed, these levels being from 9.times.10.sup.19
atoms/cm.sup.3 to 3.2.times.10.sup.20 atoms/cm.sup.3. All of the
doping concentrations listed above change for different process
flows. The polysilicon grain size changes, depending upon the
deposition scheme used, film thickness, and thermal cycles in the
process flow. The amount of activated dopant will change as a
function of the amount and type of thermal processing used. Both
polysilicon grain size and dopant activation alter the TCR
characteristics, thus requiring different doping concentrations
with changes in these factors. It follows that actual dopant values
are somewhat empirical and must be adjusted to the conditions.
BRIEF DESCRIPTION OF THE DRAWING
18. The FIGURE is a schematic diagram of a semiconductor resistor
in accordance with the present invention.
DESCRIPTION OF THE PREFERRED EMBODIMENT
19. Referring to the FIGURE, there is shown a semiconductor
resistor body 3 which is formed as a part of an integrated circuit
and rests on the upper surface of a field oxide 1 which rests over
a substrate 2. The resistor body 3 is formed of polysilicon and
doped with phosphorus to a level of 2.times.10.sup.20
atoms/cm.sup.3 and with arsenic to a level of 1.times.10.sup.20
atoms/cm.sup.3 to provide a negative coefficient of resistance to
the resistor body. A layer of insulating dielectric 5 rests over
the resistor body 3 and the field oxide 1. A pair of contacts 11,
13 extend through the insulating dielectric at opposite ends of the
resistor body 3, each contact containing a titanium barrier layer
with the apertures containing the contacts then being filled with
tungsten or aluminum with a positive coefficient of resistance
within the contacts. This forms an interface of titanium silicide
17 with the resistor body 3 sufficient to offset the negative
coefficient of resistance of the resistor body. The titanium
silicide 17 is formed during the standard SAlicide (self-aligned
silicide) process. The titanium silicide is prevented from forming
on the resistor body by depositing an insulating material on the
body prior to SAlicide formation or by using the sidewall nitride.
A metal interconnect 15 connects the tungsten or aluminum 11, 13 in
the contacts to other components in standard manner.
20. The process used to prevent the titanium silicide from forming
on the resistor body is as follows:
21. 1) an insulator is deposited which may be an oxide or may use
the sidewall nitride.
22. 2) the insulator is patterned so that it covers only the
resistor body.
23. 3) the insulator is etched away from non-patterned areas.
24. Thus, when the standard titanium silicide process is used, it
forms only on the resistor heads. The above steps are not required
where a self-aligned silicide process is not used.
25. Though the invention has been described with respect to a
specific preferred embodiment thereof, many variations and
modifications will immediately become apparent to those skilled in
the art. It is therefore the intention that the appended claims be
interpreted as broadly as possible in view of the prior art to
include all such variations and modifications.
* * * * *