loadpatents
name:-0.16835594177246
name:-0.11142683029175
name:-0.023051023483276
YANG; Haining Patent Filings

YANG; Haining

Patent Applications and Registrations

Patent applications and USPTO patent grants for YANG; Haining.The latest application filed is for "power decoupling metal-insulator-metal capacitor".

Company Profile
33.122.160
  • YANG; Haining - San Diego CA
  • Yang; Haining - Nanjing CN
  • Yang; Haining - Cambridge GB
  • Yang; Haining - Honolulu HI
  • Yang; Haining - Hunan N/A CN
  • Yang; Haining - Wappingers Falls NY
  • Yang; Haining - Changsha CN
  • Yang; Haining - Wappingers Fall NY
  • Yang; Haining - Poughkeepsie NY
  • Yang; Haining - Boise ID
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Power Decoupling Metal-insulator-metal Capacitor
App 20220293513 - LI; Xia ;   et al.
2022-09-15
P-type Field Effect Transistor (pfet) On A Silicon Germanium (ge) Buffer Layer To Increase Ge In The Pfet Source And Drain To Increase Compression Of The Pfet Channel And Method Of Fabrication
App 20220271162 - Yang; Bin ;   et al.
2022-08-25
Subtractive Damascene Formation Of Hybrid Interconnections
App 20220262723 - BAO; Junjing ;   et al.
2022-08-18
Optical switching unit
Grant 11,418,861 - Robertson , et al. August 16, 2
2022-08-16
Integrated device comprising transistor coupled to a dummy gate contact
Grant 11,404,414 - Yang , et al. August 2, 2
2022-08-02
Semiconductor device implemented with buried rails
Grant 11,393,819 - Li , et al. July 19, 2
2022-07-19
Self-aligned Low Resistance Buried Power Rail Through Single Diffusion Break Dummy Gate
App 20220173039 - YANG; Bin ;   et al.
2022-06-02
Device channel profile structure
Grant 11,335,683 - Yang , et al. May 17, 2
2022-05-17
High Density Metal-insulator-metal Capacitor
App 20220123101 - LI; Xia ;   et al.
2022-04-21
Complementary cell circuits employing isolation structures for defect reduction and related methods of fabrication
Grant 11,295,991 - Yang , et al. April 5, 2
2022-04-05
Double-side Back-end-of-line Metallization For Pseudo Through-silicon Via Integration
App 20220020665 - Li; Xia ;   et al.
2022-01-20
Gate all around transistors with high charge mobility channel materials
Grant 11,222,952 - Yang , et al. January 11, 2
2022-01-11
Device Channel Profile Structure
App 20210407998 - YANG; Haining ;   et al.
2021-12-30
INTEGRATING A GATE-ALL-AROUND (GAA) TRANSISTOR WITH A SILICON GERMANIUM (SiGe) HETEROJUNCTION BIPOLAR TRANSISTOR (HBT)
App 20210398972 - YANG; Bin ;   et al.
2021-12-23
Gate-all-around (gaa) Transistor With Insulator On Substrate And Methods Of Fabricating
App 20210384227 - Yang; Haining ;   et al.
2021-12-09
Double Diffusion Break Gates Fully Overlapping Fin Edges With Insulator Regions
App 20210359108 - YANG; Haining ;   et al.
2021-11-18
Transistor with insulator
Grant 11,164,952 - Lu , et al. November 2, 2
2021-11-02
Transistor Circuit With Asymmetrical Drain And Source
App 20210320175 - YANG; Haining ;   et al.
2021-10-14
Semiconductor devices with low parasitic capacitance
Grant 11,145,649 - Yang , et al. October 12, 2
2021-10-12
Ferroelectric transistor
Grant 11,139,315 - Li , et al. October 5, 2
2021-10-05
Integrated Device Comprising Transistor Coupled To A Dummy Gate Contact
App 20210305250 - YANG; Haining ;   et al.
2021-09-30
Gate-cut isolation structure and fabrication method
Grant 11,121,132 - Yang September 14, 2
2021-09-14
Strained Silicon Transistor
App 20210280722 - YANG; Haining ;   et al.
2021-09-09
Transistor With Insulator
App 20210280684 - LU; Ye ;   et al.
2021-09-09
Multiple Wavelength Band Optical Switching Unit
App 20210263218 - Robertson; Brian ;   et al.
2021-08-26
Complementary Cell Circuits Employing Isolation Structures For Defect Reduction And Related Methods Of Fabrication
App 20210265223 - Yang; Haining ;   et al.
2021-08-26
Optical Switching Unit
App 20210258662 - Robertson; Brian ;   et al.
2021-08-19
Gate All Around Transistors With High Charge Mobility Channel Materials
App 20210226009 - Yang; Bin ;   et al.
2021-07-22
Single diffusion break local interconnect
Grant 11,056,487 - Yang July 6, 2
2021-07-06
Nanosheet (ns) And Fin Field-effect Transistor (finfet) Hybrid Integration
App 20210183852 - LI; Xia ;   et al.
2021-06-17
Fin Field-effect Transistor (finfet) Static Random Access Memory (sram)
App 20210183869 - LI; Xia ;   et al.
2021-06-17
Shunt power rail with short line effect
Grant 11,038,344 - Zhu , et al. June 15, 2
2021-06-15
Circuits employing adjacent low-k dummy gate to a field-effect transistor (FET) to reduce FET source/drain parasitic capacitance, and related fabrication methods
Grant 11,011,602 - Yang May 18, 2
2021-05-18
Gate-cut Isolation Structure And Fabrication Method
App 20210143152 - YANG; Haining
2021-05-13
Ferroelectric Transistor
App 20210134812 - LI; Xia ;   et al.
2021-05-06
Space-division multiplexed reconfigurable, wavelength selective switch
Grant 10,996,399 - Yang , et al. May 4, 2
2021-05-04
Circuits Employing On-diffusion (od) Edge (ode) Dummy Gate Structures In Cell Circuit With Increased Gate Dielectric Thickness To Reduce Leakage Current
App 20210118985 - Li; Xia ;   et al.
2021-04-22
Single Diffusion Break Local Interconnect
App 20210082913 - YANG; Haining
2021-03-18
Gate-all-around (GAA) and fin field-effect transistor (FinFet) hybrid static random-access memory (SRAM)
Grant 10,950,609 - Yang March 16, 2
2021-03-16
Spatial phase modulator and method for producing spatial phase modulator
Grant 10,942,397 - Zong , et al. March 9, 2
2021-03-09
Finfet Semiconductor Device
App 20210036120 - YANG; Bin ;   et al.
2021-02-04
Low Parasitic Middle-of-line Scheme
App 20210028115 - BAO; Junjing ;   et al.
2021-01-28
Gate-all-around (gaa) And Fin Field-effect Transistor (finfet) Hybrid Static Random-access Memory (sram)
App 20210020643 - YANG; Haining
2021-01-21
Circuits employing a double diffusion break (DDB) and single diffusion break (SDB) in different type diffusion region(s), and related fabrication methods
Grant 10,892,322 - Yang , et al. January 12, 2
2021-01-12
Offset gate contact
Grant 10,854,604 - Kuo , et al. December 1, 2
2020-12-01
Methods And Kits For Analysis Of Hmgb1 Isoforms
App 20200363416 - Yang; Haining ;   et al.
2020-11-19
Semiconductor Devices With Low Parasitic Capacitance
App 20200357797 - YANG; Haining ;   et al.
2020-11-12
Contact for semiconductor device
Grant 10,833,017 - Liu , et al. November 10, 2
2020-11-10
Programmable circuits for performing machine learning operations on edge devices
Grant 10,825,536 - Yang , et al. November 3, 2
2020-11-03
Polarisation-independent, optical multiplexing and demultiplexing systems based on ferroelectric liquid crystal phase modulators for spatial mode division multiplexing and demultiplexing
Grant 10,761,392 - Chu , et al. Sep
2020-09-01
Optical switching systems
Grant 10,700,804 - Robertson , et al.
2020-06-30
Circuits employing asymmetric diffusion breaks in different type semiconductor diffusion regions, and related fabrication methods
Grant 10,679,994 - Yang
2020-06-09
A Structure And Method For Complementary Metal Oxide Semiconductor (cmos) Isolation
App 20200176330 - YANG; Haining
2020-06-04
Circuits Employing Asymmetric Diffusion Breaks In Different Type Semiconductor Diffusion Regions, And Related Fabrication Method
App 20200168607 - Yang; Haining
2020-05-28
Circuits Employing Adjacent Low-k Dummy Gate To A Field-effect Transistor (fet) To Reduce Fet Source/drain Parasitic Capacitance
App 20200161419 - Yang; Haining
2020-05-21
Circuits employing a double diffusion break (DDB) and single diffusion break (SDB) in different type diffusion region(s), and related fabrication methods
Grant 10,622,479 - Yang
2020-04-14
MIDDLE-OF-LINE (MOL) COMPLEMENTARY POWER RAIL(S) IN INTEGRATED CIRCUITS (ICs) FOR REDUCED SEMICONDUCTOR DEVICE RESISTANCE
App 20200105670 - Zhu; John Jianhong ;   et al.
2020-04-02
Circuits Employing A Double Diffusion Break (ddb) And Single Diffusion Break (sdb) In Different Type Diffusion Region(s), And Re
App 20200098858 - Yang; Haining ;   et al.
2020-03-26
Optical systems
Grant 10,587,936 - Yang , et al.
2020-03-10
A Space-division Multiplexed Reconfigurable, Wavelength Selsctive Switch
App 20200073054 - Yang; Haining ;   et al.
2020-03-05
Shunt Power Rail With Short Line Effect
App 20200044440 - ZHU; John Jianhong ;   et al.
2020-02-06
Gate Cut Last Processing With Self-aligned Spacer
App 20200035674 - LU; Ye ;   et al.
2020-01-30
Optical Switching Systems
App 20200021383 - Robertson; Brian ;   et al.
2020-01-16
Self-aligned Gate Cut For Optimal Power And Routing
App 20200020795 - BAO; Junjing ;   et al.
2020-01-16
Artificial Neural Networks With Precision Weight For Artificial Intelligence
App 20190385049 - Yang; Haining ;   et al.
2019-12-19
Optical switching systems
Grant 10,491,322 - Robertson , et al. Nov
2019-11-26
Integrated circuits (ICs) employing additional output vertical interconnect access(es) (VIA(s)) coupled to a circuit output VIA to decrease circuit output resistance
Grant 10,483,200 - Yang , et al. Nov
2019-11-19
Integrated circuit (IC) employing a channel structure layout having an active semiconductor channel structure(s) and an isolated neighboring dummy semiconductor channel structure(s) for increased uniformity
Grant 10,431,686 - Yang , et al. O
2019-10-01
Asymmetric gated fin field effect transistor (FET) (finFET) diodes
Grant 10,340,370 - Wang , et al.
2019-07-02
Semiconductor integrated circuits (ICs) employing localized low dielectric constant (low-K) material in inter-layer dielectric (ILD) material for improved speed performance
Grant 10,199,462 - Yang , et al. Fe
2019-02-05
Hybrid coloring methodology for multi-pattern technology
Grant 10,175,571 - Chen , et al. J
2019-01-08
Semiconductor devices employing field effect transistors (FETs) with multiple channel structures without shallow trench isolation (STI) void-induced electrical shorts
Grant 10,141,305 - Xu , et al. Nov
2018-11-27
Systems, methods, and apparatus for improved finFETs
Grant 10,141,306 - Liu , et al. Nov
2018-11-27
Optical Systems
App 20180288504 - YANG; Haining ;   et al.
2018-10-04
Optical Switching Systems
App 20180278359 - ROBERTSON; Brian ;   et al.
2018-09-27
Method and apparatus for selectively forming nitride caps on metal gate
Grant 10,062,763 - Bao , et al. August 28, 2
2018-08-28
Systems, Methods, And Apparatus For Improved Finfets
App 20180219009 - LIU; Yanxiang ;   et al.
2018-08-02
Transistor temperature sensing
Grant 10,018,515 - Liu , et al. July 10, 2
2018-07-10
Asymmetric Gated Fin Field Effect Transistor (fet) (finfet) Diodes
App 20180158935 - Wang; Hao ;   et al.
2018-06-07
System, apparatus, and method for N/P tuning in a fin-FET
Grant 9,978,738 - Liu , et al. May 22, 2
2018-05-22
Semiconductor devices with wider field gates for reduced gate resistance
Grant 9,941,377 - Yang , et al. April 10, 2
2018-04-10
Contact For Semiconductor Device
App 20180076139 - LIU; Yanxiang ;   et al.
2018-03-15
SEMICONDUCTOR DEVICES EMPLOYING FIELD EFFECT TRANSISTORS (FETs) WITH MULTIPLE CHANNEL STRUCTURES WITHOUT SHALLOW TRENCH ISOLATION (STI) VOID-INDUCED ELECTRICAL SHORTS
App 20180076197 - Xu; Jeffrey Junhao ;   et al.
2018-03-15
Spatial Phase Modulator And Method For Producing Spatial Phase Modulator
App 20180046016 - ZONG; Liangjia ;   et al.
2018-02-15
Methods And Kits For Analysis Of Hmgb1 Isoforms
App 20180011098 - Yang; Haining ;   et al.
2018-01-11
Polarisation-independent, Optical Multiplexing And Demultiplexing Systems Based On Ferroelectric Liquid Crystal Phase Modulators For Spatial Mode Division Multiplexing And Demultiplexing
App 20170371217 - Chu; Daping ;   et al.
2017-12-28
SEMICONDUCTOR INTEGRATED CIRCUITS (ICs) EMPLOYING LOCALIZED LOW DIELECTRIC CONSTANT (LOW-K) MATERIAL IN INTER-LAYER DIELECTRIC (ILD) MATERIAL FOR IMPROVED SPEED PERFORMANCE
App 20170317167 - Yang; Haining ;   et al.
2017-11-02
Forming A Self-aligned Single Diffusion Break (sdb) Isolation Structure In A Gate Region Of A Diode For Reduced Capacitance, Resistance, And/or Area
App 20170309611 - Liu; Yanxiang ;   et al.
2017-10-26
Semiconductor integrated circuits (ICs) employing localized low dielectric constant (low-K) material in inter-layer dielectric (ILD) material for improved speed performance
Grant 9,773,866 - Yang , et al. September 26, 2
2017-09-26
System, Apparatus, And Method For N/p Tuning In A Fin-fet
App 20170236815 - LIU; Yanxiang ;   et al.
2017-08-17
Conductive cap for metal-gate transistor
Grant 9,698,232 - Yang , et al. July 4, 2
2017-07-04
Semiconductor Devices With Wider Field Gates For Reduced Gate Resistance
App 20170186848 - Yang; Haining ;   et al.
2017-06-29
Structure and method for tunable memory cells including fin field effect transistors
Grant 9,653,281 - Yang , et al. May 16, 2
2017-05-16
FinFET device and method of making the same
Grant 9,653,466 - Yang , et al. May 16, 2
2017-05-16
High density area efficient thin-oxide decoupling capacitor using conductive gate resistor
Grant 9,633,996 - Ge , et al. April 25, 2
2017-04-25
Transistor Temperature Sensing
App 20170074728 - Liu; Yanxiang ;   et al.
2017-03-16
Finfet Device And Method Of Making The Same
App 20170040324 - YANG; Haining ;   et al.
2017-02-09
Treatment and prevention of cancer with HMGB1 antagonists
Grant 9,561,274 - Yang , et al. February 7, 2
2017-02-07
FinFET with cut gate stressor
Grant 9,537,007 - Yang , et al. January 3, 2
2017-01-03
Hybrid Coloring Methodology For Multi-pattern Technology
App 20160370699 - CHEN; Xiangdong ;   et al.
2016-12-22
SEMICONDUCTOR INTEGRATED CIRCUITS (ICs) EMPLOYING LOCALIZED LOW DIELECTRIC CONSTANT (LOW-K) MATERIAL IN INTER-LAYER DIELECTRIC (ILD) MATERIAL FOR IMPROVED SPEED PERFORMANCE
App 20160372544 - Yang; Haining ;   et al.
2016-12-22
Structure And Method For Tunable Memory Cells Including Fin Field Effect Transistors
App 20160372316 - Yang; Haining ;   et al.
2016-12-22
Method And Apparatus For Selectively Forming Nitride Caps On Metal Gate
App 20160351677 - BAO; Junjing ;   et al.
2016-12-01
Finfet With Cut Gate Stressor
App 20160300948 - YANG; Haining ;   et al.
2016-10-13
System, Apparatus, And Method For N/p Tuning In A Fin-fet
App 20160284836 - LIU; Yanxiang ;   et al.
2016-09-29
Conductive Cap For Metal-gate Transistor
App 20160276455 - Yang; Haining ;   et al.
2016-09-22
Strapped Contact In A Semiconductor Device
App 20160163646 - Yang; Haining ;   et al.
2016-06-09
Biomarker of asbestos exposure and mesothelioma
Grant 9,244,074 - Yang , et al. January 26, 2
2016-01-26
Multi-tube biofilter system for treating waste gas
Grant 9,090,864 - Yang , et al. July 28, 2
2015-07-28
Metal-insulator-metal (MIM) capacitor
Grant 9,029,983 - Chen , et al. May 12, 2
2015-05-12
Metal-insulator-metal (mim) Capacitor
App 20140264751 - Chen; Xiangdong ;   et al.
2014-09-18
Biomarker Of Asbestos Exposure And Mesothelioma
App 20140170685 - Yang; Haining ;   et al.
2014-06-19
Treatment And Prevention Of Cancer With Hmgb1 Antagonists
App 20140127134 - Yang; Haining ;   et al.
2014-05-08
Systems and methods employing a physically asymmetric semiconductor device having symmetrical electrical behavior
Grant 8,558,320 - Yang , et al. October 15, 2
2013-10-15
Structure and method to enhance both NFET and PFET performance using different kinds of stressed layers
Grant 8,497,168 - Doris , et al. July 30, 2
2013-07-30
Gate conductor with a diffusion barrier
Grant 8,476,674 - Li , et al. July 2, 2
2013-07-02
Multi-Tube Biofilter System for Treating Waste Gas
App 20130137170 - Yang; Chunping ;   et al.
2013-05-30
Semiconductor Device Having Strain Material
App 20130099851 - Yang; Haining
2013-04-25
Systems and methods for writing to multiple port memory circuits
Grant 8,194,478 - Yang , et al. June 5, 2
2012-06-05
Semiconductor device having strain material
Grant 8,159,009 - Yang April 17, 2
2012-04-17
Structure for metal cap applications
Grant 8,133,810 - Yang , et al. March 13, 2
2012-03-13
Enhanced interconnect structure
Grant 8,129,842 - Yang , et al. March 6, 2
2012-03-06
Structure and method to enhance both nFET and pFET performance using different kinds of stressed layers
Grant 8,008,724 - Doris , et al. August 30, 2
2011-08-30
Structure And Method To Enhance Both Nfet And Pfet Performance Using Different Kinds Of Stressed Layers
App 20110195581 - Doris; Bruce B. ;   et al.
2011-08-11
Systems and Methods for Writing to Multiple Port Memory Circuits
App 20110188328 - Yang; Haining ;   et al.
2011-08-04
Structures incorporating semiconductor device structures with reduced junction capacitance and drain induced barrier lowering
Grant 7,984,408 - Cheng , et al. July 19, 2
2011-07-19
Gate Conductor Structure
App 20110156282 - Li; Wai-Kin ;   et al.
2011-06-30
Systems and Methods Employing a Physically Asymmetric Semiconductor Device Having Symmetrical Electrical Behavior
App 20110140288 - Yang; Haining ;   et al.
2011-06-16
Semiconductor Device having Strain Material
App 20110115000 - Yang; Haining
2011-05-19
Gate conductor structure
Grant 7,943,452 - Li , et al. May 17, 2
2011-05-17
Embedded interconnects, and methods for forming same
Grant 7,868,461 - Yang , et al. January 11, 2
2011-01-11
Structure For Metal Cap Applications
App 20110003473 - Yang; Chih-Chao ;   et al.
2011-01-06
Fully and uniformly silicided gate structure and method for forming same
Grant 7,863,186 - Li , et al. January 4, 2
2011-01-04
Field effect transistors (FETs) with multiple and/or staircase silicide
Grant 7,816,219 - Chen , et al. October 19, 2
2010-10-19
Device structures including backside contacts, and methods for forming same
Grant 7,816,231 - Dyer , et al. October 19, 2
2010-10-19
Structure and method for dual surface orientations for CMOS transistors
Grant 7,808,082 - Yang , et al. October 5, 2
2010-10-05
Structure and method to use low k stress liner to reduce parasitic capacitance
Grant 7,790,540 - Yang , et al. September 7, 2
2010-09-07
Dual liner capping layer interconnect structure
Grant 7,772,119 - Yang , et al. August 10, 2
2010-08-10
Reduction of boron diffusivity in pFETs
Grant 7,737,014 - Buehrer , et al. June 15, 2
2010-06-15
Device having enhanced stress state and related methods
Grant 7,732,270 - Chidambarrao , et al. June 8, 2
2010-06-08
Pattern enhancement by crystallographic etching
Grant 7,718,993 - Dyer , et al. May 18, 2
2010-05-18
Dual liner capping layer interconnect structure
Grant 7,709,960 - Yang , et al. May 4, 2
2010-05-04
Contact aperture and contact via with stepped sidewall and methods for fabrication thereof
Grant 7,687,395 - Yang , et al. March 30, 2
2010-03-30
Structure and method for improved SRAM interconnect
Grant 7,678,658 - Yang , et al. March 16, 2
2010-03-16
Semiconductor device structures with reduced junction capacitance and drain induced barrier lowering and methods for fabricating such device structures and for fabricating a semiconductor-on-insulator substrate
Grant 7,659,178 - Cheng , et al. February 9, 2
2010-02-09
Sub-lithographic feature patterning using self-aligned self-assembly polymers
Grant 7,605,081 - Yang , et al. October 20, 2
2009-10-20
Embedded Interconnects, And Methods For Forming Same
App 20090236685 - Yang; Haining ;   et al.
2009-09-24
Sub-lithographic local interconnects, and methods for forming same
Grant 7,592,247 - Yang , et al. September 22, 2
2009-09-22
Dual liner capping layer interconnect structure and method
Grant 7,576,003 - Yang , et al. August 18, 2
2009-08-18
Structure And Method Of Forming Transitional Contacts Between Wide And Thin Beol Wirings
App 20090200674 - Yang; Haining ;   et al.
2009-08-13
Enhanced Interconnect Structure
App 20090200669 - YANG; CHIH-CHAO ;   et al.
2009-08-13
PFETs and methods of manufacturing the same
Grant 7,569,434 - Cheng , et al. August 4, 2
2009-08-04
Structure And Method For Improved Sram Interconnect
App 20090186476 - Yang; Haining ;   et al.
2009-07-23
Embedded interconnects, and methods for forming same
Grant 7,560,382 - Yang , et al. July 14, 2
2009-07-14
Void formation for semiconductor junction capacitance reduction
Grant 7,560,312 - Yang , et al. July 14, 2
2009-07-14
Sub-lithographic nano interconnect structures, and method for forming same
Grant 7,553,760 - Yang , et al. June 30, 2
2009-06-30
Structure and method for creation of a transistor
Grant 7,550,351 - Yang , et al. June 23, 2
2009-06-23
Porous and dense hybrid interconnect structure and method of manufacture
Grant 7,544,608 - Yang , et al. June 9, 2
2009-06-09
Reduced-resistance finFETs by sidewall silicidation and methods of manufacturing the same
Grant 7,531,423 - Cheng , et al. May 12, 2
2009-05-12
Enhanced interconnect structure
Grant 7,531,384 - Yang , et al. May 12, 2
2009-05-12
Fully And Uniformly Silicided Gate Structure And Method For Forming Same
App 20090090986 - Li; Wai-Kin ;   et al.
2009-04-09
Method for fabricating shallow trench isolation structures using diblock copolymer patterning
Grant 7,514,339 - Yang , et al. April 7, 2
2009-04-07
Finfet Structure Including Multiple Semiconductor Fin Channel Heights
App 20090057780 - Wong; Robert C. ;   et al.
2009-03-05
Fully and uniformly silicided gate structure and method for forming same
Grant 7,482,270 - Li , et al. January 27, 2
2009-01-27
Electronically programmable fuse having anode and link surrounded by low dielectric constant material
Grant 7,479,689 - Kim , et al. January 20, 2
2009-01-20
Dual Liner Capping Layer Interconnect Structure
App 20080290519 - Yang; Chih-Chao ;   et al.
2008-11-27
Dual Liner Capping Layer Interconnect Structure
App 20080293257 - Yang; Chih-Chao ;   et al.
2008-11-27
Method of applying stresses to PFET and NFET transistor channels for improved performance
Grant 7,442,611 - Chan , et al. October 28, 2
2008-10-28
Structure Incorporating Semiconductor Device Structures For Use In Sram Devices
App 20080251878 - Mandelman; Jack Allan ;   et al.
2008-10-16
Semiconductor Device Structures and Methods of Fabricating Semiconductor Device Structures for Use in SRAM Devices
App 20080251934 - Mandelman; Jack Allan ;   et al.
2008-10-16
Strained MOSFETs on separated silicon layers
Grant 7,436,030 - Yang , et al. October 14, 2
2008-10-14
Pattern Enhancement By Crystallographic Etching
App 20080230868 - Dyer; Thomas W. ;   et al.
2008-09-25
Transistors Having V-shape Source/drain Metal Contacts
App 20080224231 - Zhu; Huilong ;   et al.
2008-09-18
Structure For Metal Cap Applications
App 20080197499 - Yang; Chih-Chao ;   et al.
2008-08-21
Structure And Method For Forming Asymmetrical Overlap Capacitance In Field Effect Transistors
App 20080185662 - Yang; Haining
2008-08-07
Electronically Programmable Fuse Having Anode And Link Surrounded By Low Dielectric Constant Material
App 20080179706 - Kim; Deok-Kee ;   et al.
2008-07-31
Method For Fabricating Shallow Trench Isolation Structures Using Diblock Copolymer Patterning
App 20080164558 - Yang; Haining ;   et al.
2008-07-10
Structure and method for forming asymmetrical overlap capacitance in field effect transistors
Grant 7,396,713 - Yang July 8, 2
2008-07-08
Pattern enhancement by crystallographic etching
Grant 7,390,745 - Dyer , et al. June 24, 2
2008-06-24
Selective Stress Engineering For Sram Stability Improvement
App 20080142896 - Chen; Xiangdong ;   et al.
2008-06-19
Selective stress engineering for SRAM stability improvement
Grant 7,388,267 - Chen , et al. June 17, 2
2008-06-17
Gate Conductor Structure
App 20080135987 - Li; Wai-Kin ;   et al.
2008-06-12
Transistors having v-shape source/drain metal contacts
Grant 7,385,258 - Zhu , et al. June 10, 2
2008-06-10
Sub-lithographic gate length transistor using self-assembling polymers
Grant 7,384,852 - Yang , et al. June 10, 2
2008-06-10
Hot Carrier Degradation Reduction Using Ion Implantation Of Silicon Nitride Layer
App 20080128834 - Yang; Haining ;   et al.
2008-06-05
Fully And Uniformly Silicided Gate Structure And Method For Forming Same
App 20080132070 - Li; Wai-Kin ;   et al.
2008-06-05
Porous And Dense Hybrid Interconnect Structure And Method Of Manufacture
App 20080122109 - Yang; Chih-Chao ;   et al.
2008-05-29
Dual Liner Capping Layer Interconnect Structure
App 20080122045 - Yang; Chih-Chao ;   et al.
2008-05-29
Contact Aperture And Contact Via With Stepped Sidewall And Methods For Fabrication Thereof
App 20080122110 - Yang; Haining ;   et al.
2008-05-29
Structure For Creation Of A Programmable Device
App 20080122026 - Chen; Xiangdong ;   et al.
2008-05-29
Structure And Method For Dual Surface Orientations For Cmos Transistors
App 20080111162 - Yang; Haining ;   et al.
2008-05-15
Device Having Enhanced Stress State And Related Methods
App 20080108228 - Chidambarrao; Dureseti ;   et al.
2008-05-08
Method And Structure For Reducing Soi Device Floating Body Effects Without Junction Leakage
App 20080099841 - Chen; Xiangdong ;   et al.
2008-05-01
Sub-lithographic Gate Length Transistor Using Self-assembling Polymers
App 20080099845 - Yang; Haining ;   et al.
2008-05-01
Sub-lithographic Nano Interconnect Structures, And Method For Forming Same
App 20080093743 - Yang; Haining ;   et al.
2008-04-24
Enhanced Interconnect Structure
App 20080088026 - Yang; Chih-Chao ;   et al.
2008-04-17
Structure And Method For Creation Of A Transistor
App 20080085585 - Yang; Haining ;   et al.
2008-04-10
Sub-lithographic Local Interconnects, And Methods For Forming Same
App 20080083991 - Yang; Haining ;   et al.
2008-04-10
Methods of forming conductive materials
Grant 7,354,842 - Yang April 8, 2
2008-04-08
Device having enhanced stress state and related methods
Grant 7,348,635 - Chidambarrao , et al. March 25, 2
2008-03-25
Three-dimensional Semiconductor Structure And Method For Fabrication Thereof
App 20080054359 - Yang; Haining ;   et al.
2008-03-06
Device Structures Including Backside Contacts, And Methods For Forming Same
App 20080054313 - Dyer; Thomas W. ;   et al.
2008-03-06
Reduced-resistance Finfets By Sidewall Silicidation And Methods Of Manufacturing The Same
App 20080054349 - Cheng; Kangguo ;   et al.
2008-03-06
Embedded Interconnects, And Methods For Forming Same
App 20080048297 - Yang; Haining ;   et al.
2008-02-28
STRUCTURE AND METHOD TO USE LOW k STRESS LINER TO REDUCE PARASITIC CAPACITANCE
App 20080048271 - Yang; Haining ;   et al.
2008-02-28
Strained Mosfets On Separated Silicon Layers
App 20080036012 - Yang; Haining ;   et al.
2008-02-14
Void Formation For Semiconductor Junction Capacitance Reduction
App 20080029829 - Yang; Haining ;   et al.
2008-02-07
Design Structures Incorporating Semiconductor Device Structures with Reduced Junction Capacitance and Drain Induced Barrier Lowering
App 20080034335 - Cheng; Kangguo ;   et al.
2008-02-07
Cmos Devices Comprising A Continuous Stressor Layer With Regions Of Opposite Stresses, And Methods Of Fabricating The Same
App 20070296027 - Yang; Haining ;   et al.
2007-12-27
FIELD EFFECT TRANSISTORS (FETs) WITH MULTIPLE AND/OR STAIRCASE SILICIDE
App 20070298572 - Chen; Xiangdong ;   et al.
2007-12-27
Sub-lithographic Feature Patterning Using Self-aligned Self-assembly Polymers
App 20070293041 - Yang; Haining ;   et al.
2007-12-20
Field effect transistors (FETs) with multiple and/or staircase silicide
Grant 7,309,901 - Chen , et al. December 18, 2
2007-12-18
Transistors Having V-shape Source/Drain Metal Contacts
App 20070262396 - Zhu; Huilong ;   et al.
2007-11-15
Semiconductor Device Structures With Reduced Junction Capacitance And Drain Induced Barrier Lowering And Methods For Fabricating Such Device Structures And For Fabricating A Semiconductor-on-insulator Substrate
App 20070246752 - Cheng; Kangguo ;   et al.
2007-10-25
PFETS and methods of manufacturing the same
App 20070166890 - Cheng; Kangguo ;   et al.
2007-07-19
Method for depositing a metal layer on a semiconductor interconnect structure having a capping layer
Grant 7,241,696 - Clevenger , et al. July 10, 2
2007-07-10
Reduced-resistance finFETs and methods of manufacturing the same
App 20070148836 - Cheng; Kangguo ;   et al.
2007-06-28
Method of applying stresses to PFET and NFET transistor channels for improved performance
App 20070122982 - Chan; Victor W. C. ;   et al.
2007-05-31
Increasing carrier mobility in NFET and PFET transistors on a common wafer
Grant 7,211,869 - Chan , et al. May 1, 2
2007-05-01
Reduction of boron diffusivity in pfets
App 20070093030 - Buehrer; Frederick William ;   et al.
2007-04-26
Structure And Method For Forming Asymmetrical Overlap Capacitance In Field Effect Transistors
App 20070080401 - Yang; Haining
2007-04-12
Pattern Enhancement By Crystallographic Etching
App 20070072429 - Dyer; Thomas W. ;   et al.
2007-03-29
Structure and method of applying stresses to PFET and NFET transistor channels for improved performance
Grant 7,193,254 - Chan , et al. March 20, 2
2007-03-20
Method and structure for tungsten gate metal surface treatment while preventing oxidation
Grant 7,186,633 - Yang March 6, 2
2007-03-06
FIELD EFFECT TRANSISTORS (FETs) WITH MULTIPLE AND/OR STAIRCASE SILICIDE
App 20060244075 - Chen; Xiangdong ;   et al.
2006-11-02
Improved Mim Capacitor Structure And Process
App 20060197183 - Yang; Chih-Chao ;   et al.
2006-09-07
Method For Forming Self-aligned, Dual Silicon Nitride Liner For Cmos Devices
App 20060199320 - Dyer; Thomas W. ;   et al.
2006-09-07
Method for forming self-aligned, dual silicon nitride liner for CMOS devices
Grant 7,101,744 - Dyer , et al. September 5, 2
2006-09-05
Hot Carrier Degradation Reduction Using Ion Implantation Of Silicon Nitride Layer
App 20060151843 - Yang; Haining ;   et al.
2006-07-13
Device Having Enhanced Stress State And Related Methods
App 20060128091 - Chidambarrao; Dureseti ;   et al.
2006-06-15
Structure And Method Of Applying Stresses To Pfet And Nfet Transistor Channels For Improved Performance
App 20060113568 - Chan; Victor W.C. ;   et al.
2006-06-01
Integrated circuits with rhodium-rich structures
Grant 7,038,263 - Yang , et al. May 2, 2
2006-05-02
Method And Structure For Improving Cmos Device Reliability Using Combinations Of Insulating Materials
App 20060079046 - Yang; Haining ;   et al.
2006-04-13
Methods of forming conductive materials
App 20060040414 - Yang; Haining
2006-02-23
Memory device with platinum-rhodium stack as an oxygen barrier
App 20050227431 - Yang, Haining ;   et al.
2005-10-13
Increasing carrier mobility in NFET and PFET transistors on a common wafer
App 20050194596 - Chan, Victor ;   et al.
2005-09-08
Increasing carrier mobility in NFET and PFET transistors on a common wafer
Grant 6,939,814 - Chan , et al. September 6, 2
2005-09-06
Methods of forming metal-comprising materials and capacitor electrodes; and capacitor constructions
Grant 6,924,195 - Yang August 2, 2
2005-08-02
System for depositing a layered film
Grant 6,916,380 - Yang , et al. July 12, 2
2005-07-12
Gate metal recess for oxidation protection and parasitic capacitance reduction
Grant 6,908,806 - Yang , et al. June 21, 2
2005-06-21
Structure and method to enhance both nFET and pFET performance using different kinds of stressed layers
App 20050093030 - Doris, Bruce B. ;   et al.
2005-05-05
Increasing carrier mobility in NFET and PFET transistors on a common wafer
App 20050093078 - Chan, Victor ;   et al.
2005-05-05
Structure and method for eliminating metal contact to P-well of N-well shorts or high leakage paths using polysilicon liner
App 20050062133 - Divakaruni, Ramachandra ;   et al.
2005-03-24
Processes to form a metallic film stack
Grant 6,858,536 - Yang , et al. February 22, 2
2005-02-22
Methods of forming metal-comprising materials and capacitor electrodes; and capacitor constructions
App 20050032366 - Yang, Haining
2005-02-10
Structure and method for eliminating metal contact to P-well or N-well shorts or high leakage paths using polysilicon liner
Grant 6,831,006 - Divakaruni , et al. December 14, 2
2004-12-14
System for depositing a layered film
App 20040231587 - Yang, Haining ;   et al.
2004-11-25
Method and structure for tungsten gate metal surface treatment while preventing oxidation
App 20040229451 - Yang, Haining
2004-11-18
Integrated circuits with rhodium-rich structures
App 20040212002 - Yang, Haining ;   et al.
2004-10-28
Rhodium-rich integrated circuit capacitor electrode
Grant 6,781,175 - Yang , et al. August 24, 2
2004-08-24
Methods of forming metal-comprising materials and capacitor electrodes; and capacitor constructions
App 20040161892 - Yang, Haining
2004-08-19
Structure and method for eliminating metal contact to P-well or N-well shorts or high leakage paths using polysilicon liner
App 20040137722 - Divakaruni, Ramachandra ;   et al.
2004-07-15
Platinum-rhodium stack as an oxygen barrier in an integrated circuit capacitor
Grant 6,759,705 - Yang , et al. July 6, 2
2004-07-06
Method for depositing a metal layer on a semiconductor interconnect structure having a capping layer
App 20040115921 - Clevenger, Larry ;   et al.
2004-06-17
Methods to form rhodium-rich oxygen barriers
Grant 6,740,554 - Yang , et al. May 25, 2
2004-05-25
Method and structure for tungsten gate metal surface treatment while preventing oxidation
App 20040061190 - Yang, Haining
2004-04-01
MIMcap top plate pull-back
Grant 6,693,017 - Fayaz , et al. February 17, 2
2004-02-17
Method of forming single bitline contact using line shape masks for vertical transistors in DRAM/e-DRAM devices
Grant 6,660,581 - Yang , et al. December 9, 2
2003-12-09
Asymmetric inside spacer for vertical transistor
Grant 6,642,566 - Mandelman , et al. November 4, 2
2003-11-04
Methods of forming a field effect transistors
Grant 6,596,596 - Yang July 22, 2
2003-07-22
Processes to form a metallic film stack
App 20030119313 - Yang, Haining ;   et al.
2003-06-26
Rhodium-rich integrated circuit capacitor electrode
App 20030102501 - Yang, Haining ;   et al.
2003-06-05
Methods of forming a field effect transistors
App 20030068865 - Yang, Haining
2003-04-10
Platinum-rhodium stack as an oxygen barrier in an integrated circuit capacitor
App 20030052356 - Yang, Haining ;   et al.
2003-03-20
Method for forming platinum-rhodium stack as an oxygen barrier
Grant 6,524,867 - Yang , et al. February 25, 2
2003-02-25
Methods of forming metal-comprising materials and capacitor electrodes; and capacitor constructions
App 20030036242 - Yang, Haining
2003-02-20
Methods of forming capacitor constructions
App 20030036210 - Yang, Haining
2003-02-20
Rhodium-rich oxygen barriers
Grant 6,518,610 - Yang , et al. February 11, 2
2003-02-11
Methods to form rhodium-rich oxygen barriers
App 20020190303 - Yang, Haining ;   et al.
2002-12-19
Rhodium-rich oxygen barriers
App 20020113260 - Yang, Haining ;   et al.
2002-08-22
Platinum-rhodium stack as an oxygen barrier
App 20020086108 - Yang, Haining ;   et al.
2002-07-04
Field effect transistors and methods of forming a field effect transistor
App 20020052101 - Yang, Haining
2002-05-02

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed