Van Aerde; Steven
Patent Applications and Registrations
Patent applications and USPTO patent grants for Van Aerde; Steven.The latest application filed is for "method for forming a layer provided with silicon".
- Van Aerde; Steven - Tielt-Winge BE
| Patent | Date |
|---|---|
| Substrate processing apparatus and method Grant 11,230,766 - Pierreux , et al. January 25, 2 | 2022-01-25 |
| Method For Forming A Layer Provided With Silicon App 20210407789 - Pierreux; Dieter ; et al. | 2021-12-30 |
| Method For Providing A Semiconductor Device With Silicon Filled Gaps App 20210151315 - Pierreux; Dieter ; et al. | 2021-05-20 |
| Method For Forming A Structure With A Hole App 20210057275 - Pierreux; Dieter ; et al. | 2021-02-25 |
| Substrate Processing Apparatus And Method App 20190301014 - Pierreux; Dieter ; et al. | 2019-10-03 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.
| 