loadpatents
name:-0.057662963867188
name:-0.040504932403564
name:-0.021188020706177
STEPHENSON; ROBERT JOHN Patent Filings

STEPHENSON; ROBERT JOHN

Patent Applications and Registrations

Patent applications and USPTO patent grants for STEPHENSON; ROBERT JOHN.The latest application filed is for "vertical semiconductor device with enhanced contact structure and associated methods".

Company Profile
20.37.51
  • STEPHENSON; ROBERT JOHN - DUXFORD GB
  • Stephenson; Robert John - Vancouver CA
  • Stephenson; Robert John - Newton Upper Falls MA US
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Vertical Semiconductor Device With Enhanced Contact Structure And Associated Methods
App 20220285498 - STEPHENSON; ROBERT JOHN ;   et al.
2022-09-08
Method for making superlattice structures with reduced defect densities
Grant 11,430,869 - Weeks , et al. August 30, 2
2022-08-30
Vertical semiconductor device with enhanced contact structure and associated methods
Grant 11,387,325 - Stephenson , et al. July 12, 2
2022-07-12
System and process for treating water
Grant 11,377,374 - Stephenson , et al. July 5, 2
2022-07-05
Method for making semiconductor device including vertically integrated optical and electronic devices and comprising a superlattice
Grant 11,355,667 - Stephenson June 7, 2
2022-06-07
Current Based Water Treatment Process And System
App 20220033284 - STEPHENSON; Robert John ;   et al.
2022-02-03
Method For Making Semiconductor Device Including Superlattice With Oxygen And Carbon Monolayers
App 20220005927 - WEEKS; KEITH DORAN ;   et al.
2022-01-06
Semiconductor Device Including Superlattice With Oxygen And Carbon Monolayers
App 20220005926 - WEEKS; KEITH DORAN ;   et al.
2022-01-06
Method and system for management of sewer waste
Grant 11,198,999 - Jack , et al. December 14, 2
2021-12-14
Method for making a semiconductor device including a superlattice within a recessed etch
Grant 11,075,078 - Cody , et al. July 27, 2
2021-07-27
Vertical Semiconductor Device With Enhanced Contact Structure And Associated Methods
App 20210074814 - STEPHENSON; ROBERT JOHN ;   et al.
2021-03-11
Semiconductor device including vertically integrated optical and electronic devices and comprising a superlattice
Grant 10,884,185 - Stephenson January 5, 2
2021-01-05
Method For Making Superlattice Structures With Reduced Defect Densities
App 20200411645 - WEEKS; KEITH DORAN ;   et al.
2020-12-31
Method for making a semiconductor device including enhanced contact structures having a superlattice
Grant 10,879,356 - Stephenson , et al. December 29, 2
2020-12-29
Method for making superlattice structures with reduced defect densities
Grant 10,811,498 - Weeks , et al. October 20, 2
2020-10-20
Semiconductor device including enhanced contact structures having a superlattice
Grant 10,777,451 - Stephenson , et al. Sept
2020-09-15
Inverted T channel field effect transistor (ITFET) including a superlattice
Grant 10,763,370 - Stephenson Sep
2020-09-01
Method for making a semiconductor device including non-monocrystalline stringer adjacent a superlattice-sti interface
Grant 10,741,436 - Stephenson , et al. A
2020-08-11
Method for making a semiconductor device including compound semiconductor materials and an impurity and point defect blocking superlattice
Grant 10,727,049 - Weeks , et al.
2020-07-28
Method and System for Management of Sewer Waste
App 20200224403 - JACK; Peter Douglas ;   et al.
2020-07-16
Method For Making A Semiconductor Device Including A Superlattice Having Nitrogen Diffused Therein
App 20200135489 - WEEKS; KEITH DORAN ;   et al.
2020-04-30
Method For Making Superlattice Structures With Reduced Defect Densities
App 20200075731 - WEEKS; KEITH DORAN ;   et al.
2020-03-05
Semiconductor Device Including Superlattice Structures With Reduced Defect Densities
App 20200075327 - WEEKS; Keith Doran ;   et al.
2020-03-05
Semiconductor device including superlattice structures with reduced defect densities
Grant 10,566,191 - Weeks , et al. Feb
2020-02-18
System and Process for Treating Water
App 20190352195 - STEPHENSON; Robert John ;   et al.
2019-11-21
Semiconductor device including compound semiconductor materials and an impurity and point defect blocking superlattice
Grant 10,468,245 - Weeks , et al. No
2019-11-05
Electrocoagulation Unit and a Method for Operating the Same
App 20190330086 - STEPHENSON; Robert John ;   et al.
2019-10-31
Method For Making An Inverted T Channel Field Effect Transistor (itfet) Including A Superlattice
App 20190319135 - STEPHENSON; ROBERT JOHN
2019-10-17
Semiconductor Device Including Vertically Integrated Optical And Electronic Devices And Comprising A Superlattice
App 20190317277 - STEPHENSON; ROBERT JOHN
2019-10-17
Method For Making Semiconductor Device Including Vertically Integrated Optical And Electronic Devices And Comprising A Superlatt
App 20190319167 - STEPHENSON; ROBERT JOHN
2019-10-17
Inverted T Channel Field Effect Transistor (itfet) Including A Superlattice
App 20190319136 - Stephenson; Robert John
2019-10-17
Method For Making A Semiconductor Device Including Enhanced Contact Structures Having A Superlattice
App 20190279897 - Stephenson; Robert John ;   et al.
2019-09-12
Semiconductor Device Including Enhanced Contact Structures Having A Superlattice
App 20190280090 - STEPHENSON; ROBERT JOHN ;   et al.
2019-09-12
Semiconductor Device Including Compound Semiconductor Materials And An Impurity And Point Defect Blocking Superlattice
App 20190279868 - Weeks; Keith Doran ;   et al.
2019-09-12
Method For Making A Semiconductor Device Including Compound Semiconductor Materials And An Impurity And Point Defect Blocking Su
App 20190279869 - WEEKS; KEITH DORAN ;   et al.
2019-09-12
Method For Making A Semiconductor Device Including Non-monocrystalline Stringer Adjacent A Superlattice-sti Interface
App 20190057896 - STEPHENSON; Robert John ;   et al.
2019-02-21
Semiconductor Device Including Non-monocrystalline Stringer Adjacent A Superlattice-sti Interface
App 20190058059 - STEPHENSON; Robert John ;   et al.
2019-02-21
Method of making a semiconductor device with a buried insulating layer formed by annealing a superlattice
Grant 10,109,479 - Mears , et al. October 23, 2
2018-10-23
Wastewater treatment process and system
Grant 9,809,480 - Stephenson , et al. November 7, 2
2017-11-07
Method for making enhanced semiconductor structures in single wafer processing chamber with desired uniformity control
Grant 9,721,790 - Mears , et al. August 1, 2
2017-08-01
Recycled Water and Solids Management System
App 20170113952 - Stephenson; Robert John ;   et al.
2017-04-27
Method For Making Enhanced Semiconductor Structures In Single Wafer Processing Chamber With Desired Uniformity Control
App 20160358773 - Mears; Robert J. ;   et al.
2016-12-08
Wastewater Treatment Process And System
App 20150336831 - Stephenson; Robert John ;   et al.
2015-11-26
Wastewater treatment process and system
Grant 9,145,315 - Stephenson , et al. September 29, 2
2015-09-29
Wastewater Treatment Process And System
App 20140246369 - Stephenson; Robert John ;   et al.
2014-09-04
Multiple-wavelength opto-electronic device including a superlattice
Grant 8,389,974 - Mears , et al. March 5, 2
2013-03-05
Multiple-wavelength Opto-electronic Device Including A Superlattice
App 20110193063 - Mears; Robert J. ;   et al.
2011-08-11
Multiple-wavelength opto-electronic device including a superlattice
Grant 7,880,161 - Mears , et al. February 1, 2
2011-02-01
Method for making a multiple-wavelength opto-electronic device including a superlattice
Grant 7,863,066 - Mears , et al. January 4, 2
2011-01-04
Electronic Device Including An Electrically Polled Superlattice And Related Methods
App 20100270535 - Halilov; Samed ;   et al.
2010-10-28
Semiconductor device comprising a lattice matching layer
Grant 7,718,996 - Dukovski , et al. May 18, 2
2010-05-18
Method for making a semiconductor device comprising a lattice matching layer
Grant 7,700,447 - Dukovski , et al. April 20, 2
2010-04-20
Method for making an electronic device including a poled superlattice having a net electrical dipole moment
Grant 7,517,702 - Halilov , et al. April 14, 2
2009-04-14
Method for making a semiconductor device comprising a superlattice dielectric interface layer
Grant 7,446,002 - Mears , et al. November 4, 2
2008-11-04
Electronic device comprising active optical devices with an energy band engineered superlattice
Grant 7,446,334 - Mears , et al. November 4, 2
2008-11-04
Integrated circuit comprising an active optical device having an energy band engineered superlattice
Grant 7,432,524 - Mears , et al. October 7, 2
2008-10-07
Method For Making A Multiple-wavelength Opto-electronic Device Including A Superlattice
App 20080197341 - Mears; Robert J. ;   et al.
2008-08-21
Multiple-wavelength Opto-electronic Device Including A Superlattice
App 20080197340 - Mears; Robert J. ;   et al.
2008-08-21
Integrated circuit comprising a waveguide having an energy band engineered superlattice
Grant 7,279,699 - Mears , et al. October 9, 2
2007-10-09
Semiconductor Device Comprising A Lattice Matching Layer
App 20070194298 - Dukovski; Ilija ;   et al.
2007-08-23
Method For Making A Semiconductor Device Comprising A Lattice Matching Layer
App 20070197006 - Dukovski; Ilija ;   et al.
2007-08-23
Electronic Device Including A Selectively Polable Superlattice
App 20070187667 - Halilov; Samed ;   et al.
2007-08-16
Method For Making An Electronic Device Including A Selectively Polable Superlattice
App 20070166928 - Halilov; Samed ;   et al.
2007-07-19
Electronic Device Including A Poled Superlattice Having A Net Electrical Dipole Moment
App 20070158640 - Halilov; Samed ;   et al.
2007-07-12
Method For Making An Electronic Device Including A Poled Superlattice Having A Net Electrical Dipole Moment
App 20070161138 - Halilov; Samed ;   et al.
2007-07-12
Method for making a semiconductor device including a superlattice with regions defining a semiconductor junction
Grant 7,229,902 - Mears , et al. June 12, 2
2007-06-12
Semiconductor device including a superlattice and adjacent semiconductor layer with doped regions defining a semiconductor junction
Grant 7,227,174 - Mears , et al. June 5, 2
2007-06-05
Method for making a semiconductor device including band-engineered superlattice using intermediate annealing
Grant 7,153,763 - Hytha , et al. December 26, 2
2006-12-26
Method For Making A Semiconductor Device Including A Dopant Blocking Superlattice
App 20060273299 - Stephenson; Robert John ;   et al.
2006-12-07
Semiconductor Device Including A Dopant Blocking Superlattice
App 20060220118 - Stephenson; Robert John ;   et al.
2006-10-05
Method for making an integrated circuit comprising a waveguide having an energy band engineered superlattice
Grant 7,109,052 - Mears , et al. September 19, 2
2006-09-19
Semiconductor device including a superlattice with regions defining a semiconductor junction
Grant 7,045,813 - Mears , et al. May 16, 2
2006-05-16
Method for making a semiconductor device including a superlattice and adjacent semiconductor layer with doped regions defining a semiconductor junction
Grant 7,045,377 - Mears , et al. May 16, 2
2006-05-16
Method for making a semiconductor device comprising a superlattice dielectric interface layer
App 20060019454 - Mears; Robert J. ;   et al.
2006-01-26
Semiconductor device comprising a superlattice dielectric interface layer
App 20060011905 - Mears; Robert J. ;   et al.
2006-01-19
Method for making a semiconductor device including band-engineered superlattice using intermediate annealing
App 20050272239 - Hytha, Marek ;   et al.
2005-12-08
Semiconductor device including a superlattice and adjacent semiconductor layer with doped regions defining a semiconductor junction
App 20050167649 - Mears, Robert J. ;   et al.
2005-08-04
Method for making a semiconductor device including a superlattice and adjacent semiconductor layer with doped regions defining a semiconductor junction
App 20050170591 - Mears, Robert J. ;   et al.
2005-08-04
Semiconductor device including a superlattice with regions defining a semiconductor junction
App 20050167653 - Mears, Robert J. ;   et al.
2005-08-04
Method for making a semiconductor device including a superlattice with regions defining a semiconductor junction
App 20050170590 - Mears, Robert J. ;   et al.
2005-08-04
Electronic device comprising active optical devices with an energy band engineered superlattice
App 20050029509 - Mears, Robert J. ;   et al.
2005-02-10
Integrated circuit comprising an active optical device having an energy band engineered superlattice
App 20050029511 - Mears, Robert J. ;   et al.
2005-02-10
Method for making electronic device comprising active optical devices with an energy band engineered superlattice
App 20050029510 - Mears, Robert J. ;   et al.
2005-02-10
Method for making an integrated circuit comprising an active optical device having an energy band engineered superlattice
App 20050032247 - Mears, Robert J. ;   et al.
2005-02-10
Integrated circuit comprising a waveguide having an energy band engineered superlattice
App 20050031247 - Mears, Robert J. ;   et al.
2005-02-10
Method for making an intetgrated circuit comprising a waveguide having an energy band engineered superlattice
App 20050032260 - Mears, Robert J. ;   et al.
2005-02-10
Mobile soil treatment apparatus and method
Grant 6,082,548 - Stephenson , et al. July 4, 2
2000-07-04

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed