loadpatents
name:-0.0068230628967285
name:-0.033614158630371
name:-0.00045013427734375
Ohuchi; Kazunori Patent Filings

Ohuchi; Kazunori

Patent Applications and Registrations

Patent applications and USPTO patent grants for Ohuchi; Kazunori.The latest application filed is for "nonvolatile semiconductor memory device".

Company Profile
0.27.5
  • Ohuchi; Kazunori - late of Yokohama JP
  • Ohuchi; Kazunori - Yokohama JP
  • Ohuchi, Kazunori - Yokohama-shi JP
  • Ohuchi; Kazunori - Kanagawa JP
  • OHUCHI, KAZUNORI - TOKYO JP
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Semiconductor integrated circuit
Grant 6,677,797 - Kameyama , et al. January 13, 2
2004-01-13
Nonvolatile semiconductor memory device
Grant 6,545,909 - Tanaka , et al. April 8, 2
2003-04-08
Level converter circuit
Grant 6,466,054 - Kameyama , et al. October 15, 2
2002-10-15
Nonvolatile semiconductor memory device
App 20020097603 - Tanaka, Tomoharu ;   et al.
2002-07-25
Semiconductor integrated circuit
App 20020080663 - Kameyama, Atsushi ;   et al.
2002-06-27
Nonvolatile semiconductor memory device
Grant 6,363,010 - Tanaka , et al. March 26, 2
2002-03-26
Configurable integrated circuit and method of testing the same
Grant 6,349,395 - Ohuchi , et al. February 19, 2
2002-02-19
Configurable Integrated Circuit And Method Of Testing The Same
App 20020010885 - OHUCHI, KAZUNORI ;   et al.
2002-01-24
Nonvolatile semiconductor memory device
App 20010040821 - Tanaka, Tomoharu ;   et al.
2001-11-15
Level converter circuit
App 20010024130 - Kameyama, Atsushi ;   et al.
2001-09-27
Nonvolatile semiconductor memory device
Grant 6,282,117 - Tanaka , et al. August 28, 2
2001-08-28
Nonvolatile semiconductor memory device
Grant 6,044,013 - Tanaka , et al. March 28, 2
2000-03-28
Nonvolatile semiconductor memory device
Grant 5,969,985 - Tanaka , et al. October 19, 1
1999-10-19
Semiconductor memory device having a multilayered bitline structure with respective wiring layers for reading and writing data
Grant 5,933,380 - Tsuchida , et al. August 3, 1
1999-08-03
Electrically erasable programmable read-only memory with threshold value controller for data programming and method of programming the same
Grant 5,831,903 - Ohuchi , et al. November 3, 1
1998-11-03
Electrically erasable programmable read-only memory with NAND cell structure
Grant RE35,838 - Momodomi , et al. July 7, 1
1998-07-07
Sense amplifier for use in an EEPROM
Grant 5,740,112 - Tanaka , et al. April 14, 1
1998-04-14
Electrically erasable programmable read-only memory with threshold value controller for data programming
Grant 5,657,270 - Ohuchi , et al. August 12, 1
1997-08-12
Electrically erasable and programmable non-volatile and multi-level memory systemn with write-verify controller
Grant 5,602,789 - Endoh , et al. February 11, 1
1997-02-11
Semiconductor memory device
Grant 5,523,980 - Sakui , et al. June 4, 1
1996-06-04
Non-volatile semiconductor memory device for storing multi-value data
Grant 5,521,865 - Ohuchi , et al. May 28, 1
1996-05-28
Non-volatile semiconductor memory with NAND cell structure and switching transistors with different channel lengths to reduce punch-through
Grant 5,508,957 - Momodomi , et al. April 16, 1
1996-04-16
Nonvolatile semiconductor memory apparatus
Grant 5,477,495 - Tanaka , et al. December 19, 1
1995-12-19
Electrically erasable and programmable non-volatile memory system with write-verify controller using two reference levels
Grant 5,469,444 - Endoh , et al. * November 21, 1
1995-11-21
Electrically erasable and programmable non-volatile memory system with write-verify controller using two reference levels
Grant 5,386,422 - Endoh , et al. January 31, 1
1995-01-31
Electrically erasable programmable read-only memory with write/verify controller
Grant 5,379,256 - Tanaka , et al. January 3, 1
1995-01-03
Electrically erasable and programmable non-volatile memory system with write-verify controller using two reference levels
Grant 5,321,699 - Endoh , et al. June 14, 1
1994-06-14
Semiconductor memory including address multiplexing circuitry for changing the order of supplying row and column addresses between read and write cycles
Grant 5,173,878 - Sakui , et al. December 22, 1
1992-12-22
Electrically erasable programmable read-only memory with NAND cell structure
Grant 4,959,812 - Momodomi , et al. September 25, 1
1990-09-25
Divided bit line type dynamic random access memory with charging/discharging current suppressor
Grant 4,926,382 - Sakui , et al. May 15, 1
1990-05-15
Semiconductor memory system with dynamic random access memory cells
Grant 4,800,530 - Itoh , et al. January 24, 1
1989-01-24
Active pull-up circuit
Grant 4,503,343 - Ohuchi March 5, 1
1985-03-05

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed