Ohbayashi; Shigeki

Patent Applications and Registrations

Patent applications and USPTO patent grants for Ohbayashi; Shigeki.The latest application filed is for "semiconductor memory device for stably reading and writing data".

Company Profile

2.44.33

Ohbayashi; Shigeki - Tokyo JP
- Tokyo JP
Ohbayashi; Shigeki - Kawasaki JP
OHBAYASHI; Shigeki - Kawasaki-shi JP
Ohbayashi; Shigeki - Hyogo JP
Ohbayashi, Shigeki - Yokyo JP

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Semiconductor memory device for stably reading and writing data Grant 10,262,707 - Nii , et al.	2019-04-16
Semiconductor memory device for stably reading and writing data Grant 10229721 -	2019-03-12
Semiconductor Memory Device For Stably Reading And Writing Data App 20170236579 - NII; Koji ; et al.	2017-08-17
Semiconductor memory device for stably reading and writing data Grant 9,672,900 - Nii , et al. June 6, 2	2017-06-06
Semiconductor Memory Device For Stably Reading And Writing Data App 20160172023 - NII; Koji ; et al.	2016-06-16
Semiconductor memory device for stably reading and writing data Grant 9,299,418 - Nii , et al. March 29, 2	2016-03-29
Semiconductor storage device and method of fabricating the same Grant 8,908,419 - Tomita , et al. December 9, 2	2014-12-09
Semiconductor Memory Device For Stably Reading And Writing Data App 20140293680 - NII; Koji ; et al.	2014-10-02
Semiconductor memory device for stably reading and writing data Grant 8,743,645 - Nii , et al. June 3, 2	2014-06-03
Semiconductor Storage Device And Method Of Fabricating The Same App 20130234256 - TOMITA; Hidemoto ; et al.	2013-09-12
Semiconductor storage device and method of fabricating the same Grant 8,422,274 - Tomita , et al. April 16, 2	2013-04-16
Semiconductor storage device and method of fabricating the same Grant 8,395,932 - Tomita , et al. March 12, 2	2013-03-12
Semiconductor Memory Device With Adjustable Selected Work Line Potential Under Low Voltage Condition App 20120087198 - Nii; Koji ; et al.	2012-04-12
Semiconductor Storage Device And Method Of Fabricating The Same App 20120063213 - Tomita; Hidemoto ; et al.	2012-03-15
Semiconductor memory device with adjustable selected word line potential under low voltage condition Grant 8,098,533 - Nii , et al. January 17, 2	2012-01-17
Semiconductor Storage Device And Method Of Fabricating The Same App 20100265752 - TOMITA; Hidemoto ; et al.	2010-10-21
Semiconductor memory device with adjustable selected work line potential under low voltage condition App 20090268531 - Nii; Koji ; et al.	2009-10-29
Semiconductor device provided with antenna ratio countermeasure circuit Grant 7,589,566 - Ohbayashi , et al. September 15, 2	2009-09-15
Semiconductor memory device with adjustable selected work line potential under low voltage condition Grant 7,570,525 - Nii , et al. August 4, 2	2009-08-04
Static semiconductor memory device allowing simultaneous writing of data into a plurality of memory cells Grant 7,505,339 - Ohbayashi March 17, 2	2009-03-17
Semiconductor Storage Device And Method Of Fabricating The Same App 20090034317 - TOMITA; Hidemoto ; et al.	2009-02-05
Semiconductor storage device and method of fabricating the same App 20070177416 - Tomita; Hidemoto ; et al.	2007-08-02
Semiconductor memory device App 20070030741 - Nii; Koji ; et al.	2007-02-08
Static semiconductor memory device allowing simultaneous writing of data into a plurality of memory cells App 20060285400 - Ohbayashi; Shigeki	2006-12-21
Semiconductor integrated circuit having bonding optional function Grant 7,076,705 - Ohbayashi July 11, 2	2006-07-11
Semiconductor device provided with antenna ratio countermeasure circuit App 20060119395 - Ohbayashi; Shigeki ; et al.	2006-06-08
Static semiconductor memory device having T-type bit line structure Grant 7,038,925 - Ohbayashi May 2, 2	2006-05-02
Semiconductor integrated circuit having bonding optional function App 20060059396 - Ohbayashi; Shigeki	2006-03-16
Semiconductor integrated circuit having bonding optional function Grant 6,976,200 - Ohbayashi December 13, 2	2005-12-13
Semiconductor memory device having a capacitive plate to reduce soft errors Grant 6,891,743 - Ohbayashi , et al. May 10, 2	2005-05-10
Semiconductor storage device and method of fabricating the same App 20050083756 - Tomita, Hidemoto ; et al.	2005-04-21
Semiconductor storage device and method of fabricating the same Grant 6,812,574 - Tomita , et al. November 2, 2	2004-11-02
Semiconductor memory Grant 6,781,869 - Ohbayashi , et al. August 24, 2	2004-08-24
Semiconductor memory device capable of performing burn-in test at high speed Grant 6,741,510 - Ohbayashi , et al. May 25, 2	2004-05-25
Semiconductor memory device having divided word line structure Grant 6,714,478 - Tomita , et al. March 30, 2	2004-03-30
Semiconductor memory device operating in synchronization with clock signal Grant 6,711,070 - Kashihara , et al. March 23, 2	2004-03-23
Power on reset circuit Grant 6,710,634 - Ohbayashi , et al. March 23, 2	2004-03-23
Semiconductor memory device including data bus pairs respectively dedicated to data writing and data reading Grant 6,704,238 - Izutsu , et al. March 9, 2	2004-03-09
Power on reset circuit App 20030201807 - Ohbayashi, Shigeki ; et al.	2003-10-30
Semiconductor memory device capable of performing burn-in test at high speed App 20030161204 - Ohbayashi, Shigeki ; et al.	2003-08-28
Semiconductor memory device including data bus pairs respectively dedicated to data writing and data reading App 20030156487 - Izutsu, Takashi ; et al.	2003-08-21
Semiconductor memory device operating in synchronization with clock signal App 20030156464 - Kashihara, Yoji ; et al.	2003-08-21
Semiconductor memory device having divided word line structure App 20030156485 - Tomita, Hidemoto ; et al.	2003-08-21
Semiconductor memory App 20030142538 - Ohbayashi, Shigeki ; et al.	2003-07-31
Semiconductor static random access memory device Grant 6,597,041 - Ohbayashi July 22, 2	2003-07-22
Semiconductor memory device App 20030133335 - Ohbayashi, Shigeki ; et al.	2003-07-17
Semiconductor storage device and method of fabricating the same App 20030128565 - Tomita, Hidemoto ; et al.	2003-07-10
Semiconductor storage unit App 20030126524 - Kashihara, Yoji ; et al.	2003-07-03
Power on reset circuit Grant 6,556,058 - Ohbayashi , et al. April 29, 2	2003-04-29
Power On Reset Circuit App 20030034812 - Ohbayashi, Shigeki ; et al.	2003-02-20
Semiconductor memory device and testing method therefor App 20020167849 - Ohbayashi, Shigeki ; et al.	2002-11-14
Semiconductor memory device Grant 6,479,860 - Ohbayashi November 12, 2	2002-11-12
Semiconductor device and method of manufacturing the same App 20020163022 - Kosugi, Ryuichi ; et al.	2002-11-07
Semiconductor circuit device with improved surge resistance App 20020109191 - Sato, Hirotoshi ; et al.	2002-08-15
Static semiconductor memory device capable of accurately detecting failure in standby mode App 20020097617 - Senda, Minoru ; et al.	2002-07-25
Semiconductor memory device App 20020093111 - Ohbayashi, Shigeki	2002-07-18
Semiconductor memory device and fabrication process therefor App 20020074593 - Ohbayashi, Shigeki	2002-06-20
Static type semiconductor memory device adopting a redundancy system Grant 6,373,760 - Ohbayashi April 16, 2	2002-04-16
Power on reset circuit App 20010028263 - Ohbayashi, Shigeki ; et al.	2001-10-11
Semiconductor memory device with two layers of bit lines Grant 6,295,222 - Higashide , et al. September 25, 2	2001-09-25
Semiconductor memory device App 20010010643 - Higashide, Yoshiko ; et al.	2001-08-02
Synchronous semiconductor memory device operable in a burst mode Grant 5,991,223 - Kozaru , et al. November 23, 1	1999-11-23
Semiconductor memory device comprising two kinds of memory cells operating in different access speeds and methods of operating and manufacturing the same Grant 5,781,468 - Matsuo , et al. July 14, 1	1998-07-14
Power on reset circuit for generating reset signal at power on Grant 5,703,510 - Iketani , et al. December 30, 1	1997-12-30
Semiconductor memory device with a sense amplifier including two types of amplifiers Grant 5,684,750 - Kondoh , et al. November 4, 1	1997-11-04
Clock synchronous semiconductor memory device having current consumption reduced Grant 5,666,324 - Kosugi , et al. September 9, 1	1997-09-09
Semiconductor memory device comprising two kinds of memory cells operating in different access speeds and methods of operating and manufacturing the same Grant 5,663,905 - Matsuo , et al. September 2, 1	1997-09-02
Semiconductor memory device operable to write data accurately at high speed Grant 5,629,900 - Hirose , et al. May 13, 1	1997-05-13
Semiconductor memory having redundant cells Grant 5,555,522 - Anami , et al. September 10, 1	1996-09-10
Static semiconductor memory device having circuitry for lowering potential of bit lines at commencement of data writing Grant 5,544,105 - Hirose , et al. August 6, 1	1996-08-06
Static semiconductor memory device having circuitry for lowering potential of bit lines at commencement of data writing Grant 5,515,326 - Hirose , et al. May 7, 1	1996-05-07
Static semiconductor memory device having circuitry for enlarging write recovery margin Grant 5,506,805 - Hirose , et al. April 9, 1	1996-04-09
Semiconductor memory device having non-selecting level generation circuitry for providing a low potential during reading mode and high level potential during another operation mode Grant 5,491,655 - Hirose , et al. February 13, 1	1996-02-13
Semiconductor integrated circuit with circuits for generating stable reference potential Grant 5,223,744 - Ohbayashi , et al. June 29, 1	1993-06-29
Semiconductor integrated circuit capable of synchronous and asynchronous operations and operating method therefor Grant 5,124,589 - Shiomi , et al. June 23, 1	1992-06-23

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.