Lin; Jeng-Ping

Patent Applications and Registrations

Patent applications and USPTO patent grants for Lin; Jeng-Ping.The latest application filed is for "method for manufacturing semiconductor structure with buried power line and buried signal line".

Company Profile

2.29.40

Lin; Jeng-Ping - Taoyuan TW
LIN; JENG-PING - TAOYUAN CITY TW
Lin; Jeng-Ping - Taoyuan County TW
Lin; Jeng-Ping - Tao-Yuan TW
Lin; Jeng-Ping - Tao-Yuan City TW
Lin; Jeng-Ping - Dayuan Township Taoyuan County TW
Lin; Jeng-Ping - Taoyuan Hsien TW

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Encoder, motor and controlling method of encoder Grant 11,342,818 - Tsai , et al. May 24, 2	2022-05-24
Semiconductor structure with buried power line and buried signal line and method for manufacturing the same Grant 11,315,928 - Shih , et al. April 26, 2	2022-04-26
Semiconductor Structure With Buried Power Line And Buried Signal Line And Method For Manufacturing The Same App 20220077147 - SHIH; CHIANG-LIN ; et al.	2022-03-10
Method For Manufacturing Semiconductor Structure With Buried Power Line And Buried Signal Line App 20220077148 - SHIH; CHIANG-LIN ; et al.	2022-03-10
Encoder, Motor And Controlling Method Of Encoder App 20210194331 - TSAI; Ching-Hsiung ; et al.	2021-06-24
Encoder using a magnetic sensing assembly and an optical sensing assembly and position detection method for a motor Grant 11,002,562 - Wang , et al. May 11, 2	2021-05-11
Instant correction method for encoder and system thereof Grant 10,761,507 - Tsai , et al. Sep	2020-09-01
Instant Correction Method For Encoder And System Thereof App 20200218226 - TSAI; Ching-Hsiung ; et al.	2020-07-09
Encoder And Position Detection Method Thereof App 20200064155 - Wang; Horng-Jou ; et al.	2020-02-27
Semiconductor Structure And Method For Preparing The Same App 20190027364 - LIN; JENG-PING ; et al.	2019-01-24
Method for preparing a semiconductor structure having second line patterns and third line patterns formed over first line patterns Grant 10,090,154 - Lin , et al. October 2, 2	2018-10-02
Method of manufacturing independent depth-controlled shallow trench isolation Grant 9,779,957 - Lin , et al. October 3, 2	2017-10-03
Method Of Manufacturing Semiconductor Structure App 20140342567 - Lin; Shian-Jyh ; et al.	2014-11-20
Semiconductor Memory Array Structure App 20140070359 - Lin; Shian-Jyh ; et al.	2014-03-13
Single-sided Access Device And Fabrication Method Thereof App 20130075812 - Ho; Hsin-Jung ; et al.	2013-03-28
Single-sided access device and fabrication method thereof Grant 8,395,209 - Ho , et al. March 12, 2	2013-03-12
Recessed-gate transistor device having a dielectric layer with multi thicknesses and method of making the same Grant 8,343,829 - Wang , et al. January 1, 2	2013-01-01
Recessed-gate Transistor Device Having A Dielectric Layer With Multi Thicknesses And Method Of Making The Same App 20110256697 - Wang; Jer-Chyi ; et al.	2011-10-20
Recessed-gate transistor device having a dielectric layer with multi thicknesses and method of making the same Grant 7,994,559 - Wang , et al. August 9, 2	2011-08-09
Memory device and fabrication method thereof Grant 7,759,190 - Shih , et al. July 20, 2	2010-07-20
Fabrication method for a damascene bit line contact plug Grant 7,678,692 - Chen , et al. March 16, 2	2010-03-16
Semiconductor device having a trench gate and method of fabricating the same Grant 7,622,770 - Lin , et al. November 24, 2	2009-11-24
Semiconductor device having a trench gate and method of fabricating the same Grant 7,541,244 - Lin , et al. June 2, 2	2009-06-02
Recessed-gate Transistor Device Having A Dielectric Layer With Multi Thicknesses And Method Of Making The Same App 20090114968 - Wang; Jer-Chyi ; et al.	2009-05-07
Memory Device And Fabrication Method Thereof App 20080251829 - Shih; Neng-Tai ; et al.	2008-10-16
Semiconductor Device Having A Trench Gate And Method Of Fabricating The Same App 20080135907 - Lin; Jeng-Ping ; et al.	2008-06-12
Fabrication method for a damascene bit line contact plug Grant 7,285,377 - Chen , et al. October 23, 2	2007-10-23
Semiconductor device having a trench gate and method of fabricating the same App 20070190712 - Lin; Shian-Jyh ; et al.	2007-08-16
Dynamic Random Access Memory Cell Layout And Fabrication Method Thereof App 20070152263 - Chang; Ming-Cheng ; et al.	2007-07-05
Semiconductor device having a trench gate and method of fabricating the same App 20070138545 - Lin; Jeng-Ping ; et al.	2007-06-21
Fabrication Method for a Damascene Bit Line Contact Plug App 20070099125 - Chen; Yi-Nan ; et al.	2007-05-03
Method for pre-retaining CB opening Grant 7,144,799 - Chen , et al. December 5, 2	2006-12-05
Method for pre-retaining CB opening App 20060228845 - Chen; Yinan ; et al.	2006-10-12
Method for preventing leakage in shallow trench isolation Grant 7,109,094 - Chang , et al. September 19, 2	2006-09-19
Split gate flash memory cell Grant 7,005,698 - Lin , et al. February 28, 2	2006-02-28
Shallow trench isolation structure Grant 6,958,521 - Chang , et al. October 25, 2	2005-10-25
Dynamic random access memory cell layout and fabrication method thereof Grant 6,919,245 - Chang , et al. July 19, 2	2005-07-19
Trench-capacitor DRAM cell having a folded gate conductor Grant 6,909,136 - Chen , et al. June 21, 2	2005-06-21
Method of forming single sided conductor and semiconductor device having the same App 20050130066 - Kuo, Chin-Te ; et al.	2005-06-16
Method for preventing sneakage in shallow trench isolation and STI structure thereof App 20050127469 - Chang, Ming-Cheng ; et al.	2005-06-16
Dynamic random access memory cell layout and fabrication method thereof App 20050082590 - Chang, Ming-Cheng ; et al.	2005-04-21
Dynamic random access memory cell layout and fabrication method thereof App 20050045936 - Chang, Ming-Cheng ; et al.	2005-03-03
Trench-capacitor Dram Cell Having A Folded Gate Conductor App 20050012131 - Chen, Yinan ; et al.	2005-01-20
Method for preventing sneakage in shallow trench isolation and STI structure thereof App 20040222489 - Chang, Ming-Cheng ; et al.	2004-11-11
Fabrication method for a damascene bit line contact plug App 20040219462 - Chen, Yi-Nan ; et al.	2004-11-04
Device and method for detecting alignment of deep trench capacitors and word lines in DRAM devices Grant 6,801,462 - Chang , et al. October 5, 2	2004-10-05
Vertical split gate flash memory cell and method for fabricating the same Grant 6,800,895 - Chang , et al. October 5, 2	2004-10-05
Vertical split gate flash memory cell and method for fabricating the same Grant 6,794,250 - Chang , et al. September 21, 2	2004-09-21
Test key for detecting overlap between active area and deep trench capacitor of a DRAM and detection method thereof Grant 6,788,598 - Chang , et al. September 7, 2	2004-09-07
Layout of a folded bitline DRAM with a borderless bitline Grant 6,781,181 - Heo , et al. August 24, 2	2004-08-24
Method For Forming Silicide At Source And Drain App 20040106282 - Wu, Kuo-Chien ; et al.	2004-06-03
Method for forming silicide at source and drain Grant 6,743,717 - Wu , et al. June 1, 2	2004-06-01
Method for fabricating split gate flash memory cell Grant 6,734,066 - Lin , et al. May 11, 2	2004-05-11
Device and method for detecting alignment of deep trench capacitors and word lines in DRAM devices App 20040076056 - Chang, Ming Cheng ; et al.	2004-04-22
Split gate flash memory cell App 20040057328 - Lin, Chi-Hui ; et al.	2004-03-25
Memory cell with vertical transistor and trench capacitor Grant 6,696,717 - Chang , et al. February 24, 2	2004-02-24
Test key for detecting overlap between active area and deep trench capacitor of a DRAM and detection method thereof App 20040017710 - Chang, Ming-Cheng ; et al.	2004-01-29
Memory Cell With Vertical Transistor And Trench Capacitor App 20040007728 - Chang, Ming Cheng ; et al.	2004-01-15
Split gate flash memory cell and method for fabricating the same App 20030218208 - Lin, Chi-Hui ; et al.	2003-11-27
Vertical split gate flash memory cell and method for fabricating the same App 20030209755 - Chang, Ming Cheng ; et al.	2003-11-13
Vertical split gate flash memory cell and method for fabricating the same App 20030205755 - Chang, Ming Cheng ; et al.	2003-11-06
DRAM with vertical transistors and deep trench capacitors App 20030201481 - Heo, Kuen-Chy ; et al.	2003-10-30
DRAM with vertical transistors and deep trench capacitors App 20020005537 - Heo, Kuen-Chy ; et al.	2002-01-17
Method of fabricating memory cell with vertical transistor App 20010044189 - Heo, Kuen-Chy ; et al.	2001-11-22
Method of fabricating memory cell with trench capacitor and vertical transistor App 20010044190 - Heo, Kuen-Chy ; et al.	2001-11-22
Method of fabricating memory cell App 20010044188 - Heo, Kuen-Chy ; et al.	2001-11-22

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.