loadpatents
name:-0.044130086898804
name:-0.073555946350098
name:-0.00056982040405273
LIAN; Jingyu Patent Filings

LIAN; Jingyu

Patent Applications and Registrations

Patent applications and USPTO patent grants for LIAN; Jingyu.The latest application filed is for "multi-dimensional aircraft collision conflict risk evaluation system".

Company Profile
0.28.37
  • LIAN; Jingyu - Guanghan CN
  • Lian; Jingyu - Walkill NY US
  • Lian; Jingyu - Hopewell Junction NY US
  • Lian; Jingyu - Wallkill NY
  • Lian; Jingyu - Tokyo-to JP
  • Lian; Jingyu - Tokyo JP
  • Lian, Jingyu - New York NY
  • Lian; Jingyu - Walkkill NY
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Multi-dimensional Aircraft Collision Conflict Risk Evaluation System
App 20220156617 - PAN; Weijun ;   et al.
2022-05-19
Semiconductor device and method of making same
Grant 9,070,759 - Han , et al. June 30, 2
2015-06-30
Semiconductor device manufacturing methods
Grant 8,697,339 - Zhuang , et al. April 15, 2
2014-04-15
Metrology systems and methods for lithography processes
Grant 8,394,574 - Sarma , et al. March 12, 2
2013-03-12
Semiconductor devices and methods of manufacturing thereof
Grant 8,349,528 - Lipinski , et al. January 8, 2
2013-01-08
Semiconductor devices having pFET with SiGe gate electrode and embedded SiGe source/drain regions and methods of making the same
Grant 8,138,055 - Han , et al. March 20, 2
2012-03-20
Metrology Systems and Methods for Lithography Processes
App 20120013884 - Sarma; Chandrasekhar ;   et al.
2012-01-19
Metrology systems and methods for lithography processes
Grant 8,067,135 - Sarma , et al. November 29, 2
2011-11-29
Semiconductor device having a polysilicon layer with a non-constant doping profile
Grant 8,063,406 - Zhuang , et al. November 22, 2
2011-11-22
Semiconductor Devices and Methods of Manufacturing Thereof
App 20110250530 - Lipinski; Matthias ;   et al.
2011-10-13
Semiconductor devices and methods of manufacturing thereof
Grant 8,007,985 - Lipinski , et al. August 30, 2
2011-08-30
Semiconductor Device Manufacturing Methods
App 20110183266 - Zhuang; Haoren ;   et al.
2011-07-28
Method for Manufacturing a Semiconductor Device Having Doped and Undoped Polysilicon Layers
App 20110031563 - Zhuang; Haoren ;   et al.
2011-02-10
Method for manufacturing a semiconductor device having doped and undoped polysilicon layers
Grant 7,842,579 - Zhuang , et al. November 30, 2
2010-11-30
Semiconductor Devices Having pFET with SiGe Gate Electrode and Embedded SiGe Source/Drain Regions and Methods of Making the Same
App 20100297818 - Han; Jin-Ping ;   et al.
2010-11-25
Metrology Systems and Methods for Lithography Processes
App 20100283052 - Sarma; Chandrasekhar ;   et al.
2010-11-11
Semiconductor devices having pFET with SiGe gate electrode and embedded SiGe source/drain regions and methods of making the same
Grant 7,800,182 - Han , et al. September 21, 2
2010-09-21
Metrology systems and methods for lithography processes
Grant 7,794,903 - Sarma , et al. September 14, 2
2010-09-14
Method for fabricating a semiconductor gate structure
Grant 7,745,292 - Lian , et al. June 29, 2
2010-06-29
Feature Dimension Control in a Manufacturing Process
App 20100120177 - Zhuang; Haoren ;   et al.
2010-05-13
Feature dimension control in a manufacturing process
Grant 7,674,350 - Zhuang , et al. March 9, 2
2010-03-09
Piezoelectric stress liner for bulk and SOI
Grant 7,586,158 - Hierlemann , et al. September 8, 2
2009-09-08
Method for Fabricating a Semiconductor Gate Structure
App 20090098692 - Lian; Jingyu ;   et al.
2009-04-16
Semiconductor device manufacturing methods
App 20080286698 - Zhuang; Haoren ;   et al.
2008-11-20
Semiconductor Device with Pre-Anneal Sandwich Gate Structure, and Method of Manufacturing
App 20080173958 - Zhuang; Haoren ;   et al.
2008-07-24
Feature Dimension Control in a Manufacturing Process
App 20080176344 - Zhuang; Haoren ;   et al.
2008-07-24
Self-aligned V0-contact for cell size reduction
Grant 7,378,700 - Lian , et al. May 27, 2
2008-05-27
Semiconductor devices having pFET with SiGe gate electrode and embedded SiGe source/drain regions and methods of making the same
App 20080119019 - Han; Jin-Ping ;   et al.
2008-05-22
Multi-Layer Electrode and Method of Forming the Same
App 20080108203 - Lian; Jingyu ;   et al.
2008-05-08
Semiconductor device and method of making same
App 20080076214 - Han; Jin-Ping ;   et al.
2008-03-27
Metrology systems and methods for lithography processes
App 20080044741 - Sarma; Chandrasekhar ;   et al.
2008-02-21
Multi-layer electrode and method of forming the same
Grant 7,319,270 - Lian , et al. January 15, 2
2008-01-15
Process control systems and methods
App 20070239305 - Zhuang; Haoren ;   et al.
2007-10-11
Adhesion layer for Pt on SiO.sub.2
Grant 7,270,884 - Lian , et al. September 18, 2
2007-09-18
Method for fabricating a semiconductor device with a high-K dielectric
App 20070190795 - Zhuang; Haoren ;   et al.
2007-08-16
Semiconductor devices and methods of manufacturing thereof
App 20070178388 - Lipinski; Matthias ;   et al.
2007-08-02
Piezoelectric stress liner for bulk and SOI
App 20070018328 - Hierlemann; Matthias ;   et al.
2007-01-25
Self-aligned V0-contact for cell size reduction
App 20060151819 - Lian; Jingyu ;   et al.
2006-07-13
Self-aligned V0-contact for cell size reduction
Grant 7,061,035 - Lian , et al. June 13, 2
2006-06-13
Sidewall structure and method of fabrication for reducing oxygen diffusion to contact plugs during CW hole reactive ion etch processing
Grant 7,042,705 - Zhuang , et al. May 9, 2
2006-05-09
Method of fabrication of an FeRAM capacitor and an FeRAM capacitor formed by the method
Grant 7,001,780 - Zhuang , et al. February 21, 2
2006-02-21
Device and method for inhibiting oxidation of contact plugs in ferroelectric capacitor devices
Grant 6,984,555 - Lian January 10, 2
2006-01-10
Method for forming a (111) oriented BSTO thin film layer for high dielectric constant capacitors
App 20050196917 - Lian, Jingyu ;   et al.
2005-09-08
Avoiding shorting in capacitors
Grant 6,897,501 - Zhuang , et al. May 24, 2
2005-05-24
Device and method for inhibiting oxidation of contact plugs in ferroelectric capacitor devices
App 20050093040 - Lian, Jingyu
2005-05-05
Self-aligned Vo-contact for cell size reduction
App 20050082583 - Lian, Jingyu ;   et al.
2005-04-21
Method of fabrication of an FeRAM capacitor and an FeRAM capacitor formed by the method
App 20050029563 - Zhuang, Haoren ;   et al.
2005-02-10
Multi-layer electrode and method of forming the same
App 20050023590 - Lian, Jingyu ;   et al.
2005-02-03
Multi-layer Barrier Allowing Recovery Anneal For Ferroelectric Capacitors
App 20050013091 - Hilliger, Andreas ;   et al.
2005-01-20
Multi-layer barrier allowing recovery anneal for ferroelectric capacitors
Grant 6,839,220 - Hilliger , et al. January 4, 2
2005-01-04
Suppression of electrode re-crystallisation in a ferrocapacitor
App 20040201049 - Gernhardt, Stefan ;   et al.
2004-10-14
Adhesion layer for Pt on SiO2
App 20040197984 - Lian, Jingyu ;   et al.
2004-10-07
Adhesion layer for Pt on SiO2
App 20040197576 - Lian, Jingyu ;   et al.
2004-10-07
Multi-layer Pt electrode for DRAM and FRAM with high K dielectric materials
Grant 6,794,705 - Lian , et al. September 21, 2
2004-09-21
Method for formation of hardmask elements during a semiconductor device fabrication process
App 20040171274 - Zhuang, Haoren ;   et al.
2004-09-02
Avoiding Shorting In Capacitors
App 20040169211 - Zhuang, Haoren ;   et al.
2004-09-02
Sidewall structure and method of fabrication for reducing oxygen diffusion to contact plugs during CW hole reactive ion etch processing
App 20040149477 - Zhuang, Haoren ;   et al.
2004-08-05
Reducing Stress In Integrated Circuits
App 20040124452 - Wellhausen, Uwe ;   et al.
2004-07-01
Method to produce low leakage high K materials in thin film form
App 20040121566 - Laibowitz, Robert Benjamin ;   et al.
2004-06-24
Recess Pt structure for high k stacked capacitor in DRAM and FRAM, and the method to form this structure
Grant 6,596,580 - Lian , et al. July 22, 2
2003-07-22
Recess Pt structure for high k stacked capacitor in DRAM and FRAM, and the method to form this structure
App 20030077858 - Lian, Jingyu ;   et al.
2003-04-24
Multi-layer Pt electrode for DRAM and FRAM with high K dielectric materials
App 20020084481 - Lian, Jingyu ;   et al.
2002-07-04

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed