loadpatents
name:-0.071796178817749
name:-0.052281856536865
name:-0.046232938766479
Goktepeli; Sinan Patent Filings

Goktepeli; Sinan

Patent Applications and Registrations

Patent applications and USPTO patent grants for Goktepeli; Sinan.The latest application filed is for "high performance switches with non-volatile adjustable threshold voltage".

Company Profile
47.52.69
  • Goktepeli; Sinan - San Diego CA
  • GOKTEPELI; Sinan - Austin TX
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
S-contact for SOI
Grant 11,387,235 - Tasbas , et al. July 12, 2
2022-07-12
Integrated acoustic filter on complementary metal oxide semiconductor (CMOS) die
Grant 11,309,352 - Goktepeli , et al. April 19, 2
2022-04-19
High Performance Switches With Non-volatile Adjustable Threshold Voltage
App 20220109441 - GOKTEPELI; Sinan ;   et al.
2022-04-07
Series Shunt Biasing Method To Reduce Parasitic Loss In A Radio Frequency Switch
App 20210351811 - VEDULA; Ravi Pramod Kumar ;   et al.
2021-11-11
Backside Contact Of A Semiconductor Device
App 20210242322 - LIANG; Qingqing ;   et al.
2021-08-05
Back-end-of-line (beol) Sidewall Metal-insulator-metal (mim) Capacitor
App 20210242127 - GOKTEPELI; Sinan ;   et al.
2021-08-05
Backside contact of a semiconductor device
Grant 11,081,559 - Liang , et al. August 3, 2
2021-08-03
High voltage (HV) metal oxide semiconductor field effect transistor (MOSFET) in semiconductor on insulator (SOI) technology
Grant 11,081,582 - Liang , et al. August 3, 2
2021-08-03
S-Contact for SOI
App 20210035973 - Tasbas; Befruz ;   et al.
2021-02-04
Laterally diffused metal oxide semiconductor (LDMOS) transistor on a semiconductor on insulator (SOI) layer with a backside device
Grant 10,903,357 - Goktepeli , et al. January 26, 2
2021-01-26
Silicon-on-insulator backside contacts
Grant 10,896,958 - Goktepeli , et al. January 19, 2
2021-01-19
Non-volatile Memory (nvm) Structure Using Hot Carrier Injection (hci)
App 20200373315 - LIANG; Qingqing ;   et al.
2020-11-26
Non-volatile Memory (nvm) Structure With Front And Back Gates
App 20200365740 - LIANG; Qingqing ;   et al.
2020-11-19
Non-volatile memory (NVM) structure with front and back gates
Grant 10,840,383 - Liang , et al. November 17, 2
2020-11-17
Buried oxide transcap devices
Grant 10,840,387 - Marino , et al. November 17, 2
2020-11-17
S-contact for SOI
Grant 10,763,257 - Tasbas , et al. Sep
2020-09-01
Semiconductor Device With High Charge Carrier Mobility Materials On Porous Silicon
App 20200266266 - GOKTEPELI; Sinan ;   et al.
2020-08-20
Silicon on insulator with multiple semiconductor thicknesses using layer transfer
Grant 10,748,934 - Liang , et al. A
2020-08-18
Antifuse Memory Cells
App 20200235107 - GOKTEPELI; Sinan ;   et al.
2020-07-23
Capacitance balance in dual sided contact switch
Grant 10,707,866 - Liang , et al.
2020-07-07
Capacitance Balance In Dual Sided Contact Switch
App 20200204175 - LIANG; Qingqing ;   et al.
2020-06-25
High Voltage (hv) Metal Oxide Semiconductor Field Effect Transistor (mosfet) In Semiconductor On Insulator (soi) Technology
App 20200185522 - LIANG; Qingqing ;   et al.
2020-06-11
Radio frequency silicon-on-insulator integrated heterojunction bipolar transistor
Grant 10,680,086 - Goktepeli , et al.
2020-06-09
Monolithic Integration Of Gan Hemt And Si Cmos
App 20200135766 - Dutta; Ranadeep ;   et al.
2020-04-30
Transistor layout for improved harmonic performance
Grant 10,637,411 - Vedula , et al.
2020-04-28
Back silicided variable capacitor devices
Grant 10,608,124 - Goktepeli , et al.
2020-03-31
High voltage (HV) metal oxide semiconductor field effect transistor (MOSFET) in semiconductor on insulator (SOI) technology
Grant 10,600,910 - Liang , et al.
2020-03-24
Bipolar junction transistor and method of fabricating the same
Grant 10,600,894 - Goktepeli , et al.
2020-03-24
Silicon-on-insulator Backside Contacts
App 20200091294 - GOKTEPELI; Sinan ;   et al.
2020-03-19
S-Contact for SOI
App 20200091148 - Tasbas; Befruz ;   et al.
2020-03-19
Silicon On Insulator With Multiple Semiconductor Thicknesses Using Layer Transfer
App 20200075633 - LIANG; Qingqing ;   et al.
2020-03-05
Bulk layer transfer processing with backside silicidation
Grant 10,559,520 - Goktepeli , et al. Feb
2020-02-11
Thin Film Devices
App 20200044621 - FANELLI; Stephen Alan ;   et al.
2020-02-06
Bipolar Junction Transistor And Method Of Fabricating The Same
App 20200013884 - GOKTEPELI; Sinan ;   et al.
2020-01-09
Silicon-on-insulator backside contacts
Grant 10,522,626 - Goktepeli , et al. Dec
2019-12-31
High Voltage (hv) Metal Oxide Semiconductor Field Effect Transistor (mosfet) In Semiconductor On Insulator (soi) Technology
App 20190393340 - LIANG; Qingqing ;   et al.
2019-12-26
Radio Frequency Silicon-on-insulator Integrated Heterojunction Bipolar Transistor
App 20190386121 - GOKTEPELI; Sinan ;   et al.
2019-12-19
Bulk Layer Transfer Based Switch With Backside Silicidation
App 20190371891 - GOKTEPELI; Sinan ;   et al.
2019-12-05
Silicon-on-insulator Backside Contacts
App 20190371890 - GOKTEPELI; Sinan ;   et al.
2019-12-05
Body current bypass resistor
Grant 10,475,816 - Vedula , et al. Nov
2019-11-12
Back Silicided Variable Capacitor Devices
App 20190326448 - GOKTEPELI; Sinan ;   et al.
2019-10-24
Body Connection For A Silicon-on-insulator Device
App 20190326401 - KOLEV; Plamen Vassilev ;   et al.
2019-10-24
Buried Oxide Transcap Devices
App 20190312152 - MARINO; Fabio Alessio ;   et al.
2019-10-10
S-contact for SOI
Grant 10,438,950 - Tasbas , et al. O
2019-10-08
Low parasitic capacitance low noise amplifier
Grant 10,439,565 - Goktepeli O
2019-10-08
Method and apparatus for back-biased switch transistors
Grant 10,431,558 - Goktepeli O
2019-10-01
Non-volatile memory structure in silicon-on-insulator (SOI) technology
Grant 10,418,465 - Liang , et al. Sept
2019-09-17
Semiconductor devices on two sides of an isolation layer
Grant 10,420,171 - Goktepeli Sept
2019-09-17
Integrated Acoustic Filter On Complementary Metal Oxide Semiconductor (cmos) Die
App 20190273116 - GOKTEPELI; Sinan ;   et al.
2019-09-05
Complementary Metal-oxide-semiconductor (cmos) Voltage-controlled Resistor
App 20190214506 - KOLEV; Plamen Vassilev ;   et al.
2019-07-11
Forming A Modified Layer Within A Radio Frequency (rf) Substrate For Forming A Layer Transferred Rf Filter-on-insulator Wafer
App 20190198461 - FANELLI; Stephen Alan ;   et al.
2019-06-27
Complementary metal-oxide-semiconductor (CMOS) voltage-controlled resistor
Grant 10,326,028 - Kolev , et al.
2019-06-18
Semiconductor Device With High Charge Carrier Mobility Materials On Porous Silicon
App 20190181218 - GOKTEPELI; Sinan ;   et al.
2019-06-13
Utilization of backside silicidation to form dual side contacted capacitor
Grant 10,290,579 - Goktepeli , et al.
2019-05-14
Semiconductor Device With Strained Silicon Layers On Porous Silicon
App 20190131454 - GOKTEPELI; Sinan ;   et al.
2019-05-02
Body Current Bypass Resistor
App 20190109152 - VEDULA; Ravi Pramod Kumar ;   et al.
2019-04-11
Laterally Diffused Metal Oxide Semiconductor (ldmos) Transistor On A Semiconductor On Insulator (soi) Layer With A Backside Device
App 20190109232 - GOKTEPELI; Sinan ;   et al.
2019-04-11
Transistor Layout For Improved Harmonic Performance
App 20190109570 - VEDULA; Ravi Pramod Kumar ;   et al.
2019-04-11
Bulk Layer Transfer Processing With Backside Silicidation
App 20190103339 - GOKTEPELI; Sinan ;   et al.
2019-04-04
Low Parasitic Capacitance Low Noise Amplifier
App 20190097592 - GOKTEPELI; Sinan
2019-03-28
Transistor Switch
App 20180316343 - Goktepeli; Sinan
2018-11-01
Method And Apparatus For Back-biased Switch Transistors
App 20180277502 - GOKTEPELI; Sinan
2018-09-27
Logic circuit block layouts with dual-side processing
Grant 10,083,963 - Goktepeli , et al. September 25, 2
2018-09-25
Switch device performance improvement through multisided biased shielding
Grant 10,074,942 - Goktepeli September 11, 2
2018-09-11
Substrate contact using dual sided silicidation
Grant 10,043,752 - Lou , et al. August 7, 2
2018-08-07
Logic Circuit Block Layouts With Dual-side Processing
App 20180175034 - GOKTEPELI; Sinan ;   et al.
2018-06-21
Method and apparatus for back-biased switch transistors
Grant 10,002,838 - Goktepeli June 19, 2
2018-06-19
S-Contact for SOI
App 20180158822 - Tasbas; Befruz ;   et al.
2018-06-07
Fin Epitaxy With Lattice Strain Relaxation
App 20180083000 - GOKTEPELI; Sinan
2018-03-22
Rf Device With Reduced Substrate Coupling
App 20180083098 - GOKTEPELI; Sinan
2018-03-22
Self-aligned Transistors For Dual-side Processing
App 20180076145 - GOKTEPELI; Sinan
2018-03-15
Utilization Of Backside Silicidation To Form Dual Side Contacted Capacitor
App 20180076137 - GOKTEPELI; Sinan ;   et al.
2018-03-15
Self-aligned transistors for dual-side processing
Grant 9,917,062 - Goktepeli March 13, 2
2018-03-13
Porous Semiconductor Layer Transfer For An Integrated Circuit Structure
App 20180068886 - HAMMOND; Richard ;   et al.
2018-03-08
Device Performance Improvement Using Backside Metallization In A Layer Transfer Process
App 20180061763 - GOKTEPELI; Sinan
2018-03-01
Semiconductor Devices On Two Sides Of An Isolation Layer
App 20180061766 - GOKTEPELI; Sinan
2018-03-01
Substrate Contact Using Dual Sided Silicidation
App 20180061760 - LOU; Perry Wyan ;   et al.
2018-03-01
Switch Device Performance Improvement Through Multisided Biased Shielding
App 20170373445 - GOKTEPELI; Sinan
2017-12-28
Method And Apparatus For Back-biased Switch Transistors
App 20170373026 - GOKTEPELI; Sinan
2017-12-28
Utilization of backside silicidation to form dual side contacted capacitor
Grant 9,847,293 - Goktepeli , et al. December 19, 2
2017-12-19
Methods of forming a device having semiconductor devices on two sides of a buried dielectric layer
Grant 9,837,302 - Goktepeli , et al. December 5, 2
2017-12-05
S-contact for SOI
Grant 9,837,412 - Tasbas , et al. December 5, 2
2017-12-05
S-Contact for SOI
App 20170338230 - Tasbas; Befruz ;   et al.
2017-11-23
Structure for radiofrequency applications and process for manufacturing such a structure
Grant 9,824,915 - Nguyen , et al. November 21, 2
2017-11-21
Deep trench active device with backside body contact
Grant 9,812,580 - Goktepeli , et al. November 7, 2
2017-11-07
Backside semiconductor growth
Grant 9,780,210 - Goktepeli , et al. October 3, 2
2017-10-03
Switch device performance improvement through multisided biased shielding
Grant 9,755,029 - Goktepeli September 5, 2
2017-09-05
Bulk layer transfer wafer with multiple etch stop layers
Grant 9,704,738 - Goktepeli July 11, 2
2017-07-11
S-Contact for SOI
App 20170170177 - Tasbas; Befruz ;   et al.
2017-06-15
Integrated phase change switch
Grant 9,647,209 - Goktepeli , et al. May 9, 2
2017-05-09
Structure For Radiofrequency Applications And Process For Manufacturing Such A Structure
App 20170084478 - Nguyen; Bich-Yen ;   et al.
2017-03-23
Bulk Layer Transfer Wafer with Multiple Etch Stop Layers
App 20160372364 - Goktepeli; Sinan
2016-12-22
Methods and Apparatus for Deuterium Anneal of Multi-Layered Semiconductor Structure
App 20160300729 - Goktepeli; Sinan ;   et al.
2016-10-13
Semiconductor-on-insulator integrated circuit with back side gate
Grant 9,466,536 - Goktepeli , et al. October 11, 2
2016-10-11
Integrated Phase Change Switch
App 20160268504 - Goktepeli; Sinan ;   et al.
2016-09-15
Integrated phase change switch
Grant 9,362,492 - Goktepeli , et al. June 7, 2
2016-06-07
Integrated Phase Change Switch
App 20160056373 - Goktepeli; Sinan ;   et al.
2016-02-25
Semiconductor-on-Insulator Integrated Circuit with Back Side Gate
App 20140342529 - Goktepeli; Sinan ;   et al.
2014-11-20
Method of making a semiconductor device with a stressor
Grant 7,534,674 - Goktepeli , et al. May 19, 2
2009-05-19
Semiconductor structure with reduced gate doping and methods for forming thereof
Grant 7,488,635 - Winstead , et al. February 10, 2
2009-02-10
Method Of Making A Semiconductor Device With A Stressor
App 20080261355 - Goktepeli; Sinan ;   et al.
2008-10-23
Method of making a multi-bit non-volatile memory (NVM) cell and structure
Grant 7,364,970 - Orlowski , et al. April 29, 2
2008-04-29
Semiconductor Device Having A P-mos Transistor With Source-drain Extension Counter-doping
App 20080090359 - Goktepeli; Sinan ;   et al.
2008-04-17
Method of forming device having a raised extension region
Grant 7,344,933 - Goktepeli , et al. March 18, 2
2008-03-18
Method of forming a FINFET structure
Grant 7,323,389 - Goktepeli , et al. January 29, 2
2008-01-29
Method for producing two gates controlling the same channel
Grant 7,312,129 - Goktepeli , et al. December 25, 2
2007-12-25
Semiconductor Device Having A Gate With A Thin Conductive Layer
App 20070218640 - Goktepeli; Sinan ;   et al.
2007-09-20
Method for producing two gates controlling the same channel
App 20070173024 - Goktepeli; Sinan ;   et al.
2007-07-26
Method of forming device having a raised extension region
App 20070155073 - Goktepeli; Sinan ;   et al.
2007-07-05
Semiconductor device having a gate with a thin conductive layer
Grant 7,235,847 - Goktepeli , et al. June 26, 2
2007-06-26
GeSOI transistor with low junction current and low junction capacitance and method for making the same
Grant 7,221,006 - Orlowski , et al. May 22, 2
2007-05-22
Semiconductor structure with reduced gate doping and methods for forming thereof
App 20070093043 - Winstead; Brian A. ;   et al.
2007-04-26
Method of making a multi-bit nov-volatile memory (NYM) cell and structure
App 20070077706 - Orlowski; Marius K. ;   et al.
2007-04-05
Semiconductor device having a p-MOS transistor with source-drain extension counter-doping
App 20070057329 - Goktepeli; Sinan ;   et al.
2007-03-15
Method of forming a FINFET structure
App 20070026615 - Goktepeli; Sinan ;   et al.
2007-02-01
Method of making a semiconductor device having a strained semiconductor layer
Grant 7,157,355 - Goktepeli January 2, 2
2007-01-02
Method of forming a semiconductor device and structure thereof
Grant 7,144,784 - Min , et al. December 5, 2
2006-12-05
GeSOI transistor with low junction current and low junction capacitance and method for making the same
App 20060237746 - Orlowski; Marius ;   et al.
2006-10-26
Semiconductor device having a gate with a thin conductive layer
App 20060060928 - Goktepeli; Sinan ;   et al.
2006-03-23
Method of forming a semiconductor device and structure thereof
App 20060024893 - Min; Byoung W. ;   et al.
2006-02-02
Method of making a semiconductor device having a strained semiconductor layer
App 20060003561 - Goktepeli; Sinan
2006-01-05

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed