Chatterjee; Kallol
Patent Applications and Registrations
Patent applications and USPTO patent grants for Chatterjee; Kallol.The latest application filed is for "high performance phase locked loop for millimeter wave applications".
Company Profile
0.37.33
- Chatterjee; Kallol - Kolkata IN
- Chatterjee; Kallol - Gananagar IN
- Chatterjee; Kallol - Noida IN
- Chatterjee; Kallol - Uttar Pradesh IN
- Chatterjee; Kallol - West Bengal IN
- Chatterjee; Kallol - Calcutta IN
Patent Activity
| Patent | Date |
|---|---|
| High performance phase locked loop for millimeter wave applications Grant 11,431,342 - Midha , et al. August 30, 2 | 2022-08-30 |
| High Performance Phase Locked Loop For Millimeter Wave Applications App 20220209777 - MIDHA; Gagan ; et al. | 2022-06-30 |
| Method For Implementing Vptat Multiplier In High Accuracy Thermal Sensor App 20220196485 - PANJA; Pijush Kanti ; et al. | 2022-06-23 |
| Delay-based spread spectrum clock generator circuit Grant 11,323,131 - Midha , et al. May 3, 2 | 2022-05-03 |
| Digitally controlled LC oscillator Grant 11,277,096 - Midha , et al. March 15, 2 | 2022-03-15 |
| Digitally Controlled Lc Oscillator App 20210265947 - MIDHA; Gagan ; et al. | 2021-08-26 |
| Delay-based Spread Spectrum Clock Generator Circuit App 20210135681 - MIDHA; Gagan ; et al. | 2021-05-06 |
| Low Voltage Differential Signaling Fault Detector App 20200014387 - DWIVEDI; Atul ; et al. | 2020-01-09 |
| Low voltage differential signaling fault detector Grant 10,530,366 - Dwivedi , et al. J | 2020-01-07 |
| Fraction-n Digital Pll Capable Of Canceling Quantization Noise From Sigma-delta Modulator App 20180287620 - Midha; Gagan ; et al. | 2018-10-04 |
| Fraction-N digital PLL capable of canceling quantization noise from sigma-delta modulator Grant 10,090,845 - Midha , et al. October 2, 2 | 2018-10-02 |
| Compensation circuit and inverter stage for oscillator circuit Grant 9,461,584 - Mittal , et al. October 4, 2 | 2016-10-04 |
| Transition detector Grant 9,444,440 - Jain , et al. September 13, 2 | 2016-09-13 |
| Voltage regulator Grant 9,395,730 - Singh , et al. July 19, 2 | 2016-07-19 |
| Compensation Circuit And Inverter Stage For Oscillator Circuit App 20160181978 - Mittal; Gauri ; et al. | 2016-06-23 |
| Referenceless clock and data recovery circuit Grant 9,325,490 - Tiwari , et al. April 26, 2 | 2016-04-26 |
| System and method for critical path replication Grant 9,160,336 - Jain , et al. October 13, 2 | 2015-10-13 |
| Referenceless Clock And Data Recovery Circuit App 20150270947 - TIWARI; Anurag ; et al. | 2015-09-24 |
| Amplitude limiting circuit for a crystal oscillator Grant 9,054,637 - Mittal , et al. June 9, 2 | 2015-06-09 |
| Calibration arrangement Grant 9,021,324 - Chawla , et al. April 28, 2 | 2015-04-28 |
| Adaptive multi-stage slack borrowing for high performance error resilient computing Grant 8,994,416 - Parthasarathy , et al. March 31, 2 | 2015-03-31 |
| Operating conditions compensation circuit Grant 8,981,817 - Kumar , et al. March 17, 2 | 2015-03-17 |
| System and method for variable frequency clock generation Grant 8,933,737 - Chatterjee , et al. January 13, 2 | 2015-01-13 |
| System And Method For Variable Frequency Clock Generation App 20150002197 - CHATTERJEE; Kallol ; et al. | 2015-01-01 |
| Voltage Regulator App 20150002110 - Singh; Saurabh Kumar ; et al. | 2015-01-01 |
| Operating Conditions Compensation Circuit App 20140375357 - KUMAR; Vinod ; et al. | 2014-12-25 |
| System and Method for Critical Path Replication App 20140167812 - Jain; Abhishek ; et al. | 2014-06-19 |
| Voltage regulator Grant 8,754,620 - Bansal , et al. June 17, 2 | 2014-06-17 |
| Adaptive Multi-stage Slack Borrowing For High Performance Error Resilient Computing App 20140035644 - PARTHASARATHY; Chittoor ; et al. | 2014-02-06 |
| Adaptive multi-stage slack borrowing for high performance error resilient computing Grant 8,552,765 - Parthasarathy , et al. October 8, 2 | 2013-10-08 |
| System and method for on-chip jitter and duty cycle measurement Grant 8,456,195 - Chatterjee , et al. June 4, 2 | 2013-06-04 |
| Transition Detector App 20130003905 - JAIN; Abhishek ; et al. | 2013-01-03 |
| Fail safe adaptive voltage/frequency system Grant 8,269,545 - Chawla , et al. September 18, 2 | 2012-09-18 |
| System And Method For On-chip Jitter And Duty Cycle Measurement App 20120218002 - Chatterjee; Kallol ; et al. | 2012-08-30 |
| Adaptive Multi-stage Slack Borrowing For High Performance Error Resilient Computing App 20120176173 - PARTHASARATHY; Chittoor ; et al. | 2012-07-12 |
| System and method for on-chip duty cycle measurement Grant 8,212,547 - Tiwari , et al. July 3, 2 | 2012-07-03 |
| Calibration Arrangement App 20120158339 - Chawla; Nitin ; et al. | 2012-06-21 |
| System and method for on-chip jitter and duty cycle measurement Grant 8,159,272 - Chatterjee , et al. April 17, 2 | 2012-04-17 |
| Fail safe adaptive voltage/frequency system Grant 8,154,335 - Chawla , et al. April 10, 2 | 2012-04-10 |
| Fail Safe Adaptive Voltage/frequency System App 20120044005 - Chawla; Nitin ; et al. | 2012-02-23 |
| Fail Safe Adaptive Voltage/frequency System App 20110068858 - Chawla; Nitin ; et al. | 2011-03-24 |
| Compensated output buffer for improving slew control rate Grant 7,902,885 - Chauhan , et al. March 8, 2 | 2011-03-08 |
| Voltage Regulator App 20110001458 - Bansal; Nitin ; et al. | 2011-01-06 |
| System and method for an automatic coarse tuning of a voltage controlled oscillator in a phase-locked loop (PLL) Grant 7,808,288 - Chatterjee October 5, 2 | 2010-10-05 |
| System And Method For On-chip Jitter And Duty Cycle App 20100171529 - CHATTERJEE; Kallol ; et al. | 2010-07-08 |
| System and method for fast re-locking of a phase locked loop circuit Grant 7,714,625 - Chatterjee , et al. May 11, 2 | 2010-05-11 |
| Phase locked loop (PLL) method and architecture Grant 7,663,415 - Chatterjee , et al. February 16, 2 | 2010-02-16 |
| System And Method For On-chip Duty Cycle Measurement App 20100019757 - Tiwari; Anurag Ramesh ; et al. | 2010-01-28 |
| Phase lock loop circuit with delaying phase frequency comparson output signals Grant 7,598,816 - Agarwal , et al. October 6, 2 | 2009-10-06 |
| Compensated output buffer for improving slew control rate App 20090091358 - Chauhan; Vijender Singh ; et al. | 2009-04-09 |
| VCO buffer circuit Grant 7,489,205 - Chatterjee , et al. February 10, 2 | 2009-02-10 |
| System And Method For Fast Re-locking Of A Phase Locked Loop Circuit App 20080290915 - Chatterjee; Kallol ; et al. | 2008-11-27 |
| System and method for an automatic coarse tuning of a voltage controlled oscillator in a phase-locked loop (PLL) App 20080238505 - Chatterjee; Kallol | 2008-10-02 |
| Temperature compensated reference current generator Grant 7,372,316 - Chatterjee , et al. May 13, 2 | 2008-05-13 |
| Phase locked loop (PLL) method and architecture App 20080018369 - Chatterjee; Kallol ; et al. | 2008-01-24 |
| Area efficient programmable frequency divider Grant 7,304,513 - Chatterjee , et al. December 4, 2 | 2007-12-04 |
| On-chip voltage regulator Grant 7,286,003 - Chatterjee , et al. October 23, 2 | 2007-10-23 |
| Phase lock loop circuit App 20070229175 - Agarwal; Nitin ; et al. | 2007-10-04 |
| Read only memory device with bitline leakage reduction App 20070201270 - Chatterjee; Kallol ; et al. | 2007-08-30 |
| Pseudo true single phase clock latch with feedback mechanism Grant 7,259,605 - Chatterjee , et al. August 21, 2 | 2007-08-21 |
| Area efficient programmable frequency divider App 20070182463 - Chatterjee; Kallol ; et al. | 2007-08-09 |
| Temperature compensated reference current generator App 20060164151 - Chatterjee; Kallol ; et al. | 2006-07-27 |
| Pseudo true single phase clock latch App 20060082405 - Chatterjee; Kallol ; et al. | 2006-04-20 |
| On-chip voltage regulator App 20060071703 - Chatterjee; Kallol ; et al. | 2006-04-06 |
| VCO buffer circuit App 20050270110 - Chatterjee, Kallol ; et al. | 2005-12-08 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.
| 