loadpatents
name:-0.024080991744995
name:-0.01639199256897
name:-0.0004880428314209
Buchle; Jeff Patent Filings

Buchle; Jeff

Patent Applications and Registrations

Patent applications and USPTO patent grants for Buchle; Jeff.The latest application filed is for "modularized die stacking system and method".

Company Profile
0.13.17
  • Buchle; Jeff - Austin TX
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Memory expansion and integrated circuit stacking system and method
Grant 7,542,304 - Rapport , et al. June 2, 2
2009-06-02
Stacking system and method
Grant 7,495,334 - Rapport , et al. February 24, 2
2009-02-24
Modularized die stacking system and method
Grant 7,485,951 - Roper , et al. February 3, 2
2009-02-03
Modularized Die Stacking System and Method
App 20080067662 - Roper; David L. ;   et al.
2008-03-20
Memory expansion and chip scale stacking system and method
Grant 7,256,484 - Rapport , et al. August 14, 2
2007-08-14
Pitch change and chip scale stacking system and method
Grant 7,202,555 - Roper , et al. April 10, 2
2007-04-10
Low profile chip scale stacking system and method
Grant 7,094,632 - Cady , et al. August 22, 2
2006-08-22
Stacking system and method
App 20060131716 - Cady; James W. ;   et al.
2006-06-22
Pitch change and chip scale stacking system
Grant 7,053,478 - Roper , et al. May 30, 2
2006-05-30
Stacking system and method
App 20060091521 - Cady; James W. ;   et al.
2006-05-04
Low profile chip scale stacking system and method
Grant 7,026,708 - Cady , et al. April 11, 2
2006-04-11
Stacking system and method
App 20050280135 - Rapport, Russell ;   et al.
2005-12-22
Memory expansion and chip scale stacking system and method
Grant 6,955,945 - Rapport , et al. October 18, 2
2005-10-18
Pitch change and chip scale stacking system and method
App 20050146011 - Roper, David L. ;   et al.
2005-07-07
Memory expansion and chip scale stacking system and method
Grant 6,914,324 - Rapport , et al. July 5, 2
2005-07-05
Memory expansion and chip scale stacking system and method
App 20050067683 - Rapport, Russell ;   et al.
2005-03-31
Memory expansion and chip scale stacking system and method
App 20050062144 - Rapport, Russell ;   et al.
2005-03-24
Memory expansion and integrated circuit stacking system and method
App 20050057911 - Rapport, Russell ;   et al.
2005-03-17
Pitch change and chip scale stacking system
App 20050018412 - Roper, David L. ;   et al.
2005-01-27
Point to point memory expansion system and method
App 20040245615 - Cady, James W. ;   et al.
2004-12-09
Low profile chip scale stacking system and method
App 20040229402 - Cady, James W. ;   et al.
2004-11-18
Memory Expansion And Chip Scale Stacking System And Method
App 20040197956 - Rapport, Russell ;   et al.
2004-10-07
Memory expansion and chip scale stacking system and method
App 20040178496 - Rapport, Russell ;   et al.
2004-09-16
Low profile chip scale stacking system and method
App 20040052060 - Cady, James W. ;   et al.
2004-03-18
Memory expansion and chip scale stacking system and method
App 20040000708 - Rapport, Russell ;   et al.
2004-01-01
Modularized die stacking system and method
App 20040000707 - Roper, David L. ;   et al.
2004-01-01
Wide data path stacking system and method
Grant 6,618,257 - Cady , et al. September 9, 2
2003-09-09
Stacking system and method
App 20030137048 - Cady, James W. ;   et al.
2003-07-24
Chip scale stacking system and method
Grant 6,576,992 - Cady , et al. June 10, 2
2003-06-10
Clock driver with instantaneously selectable phase and method for use in data communication systems
Grant 6,282,210 - Rapport , et al. August 28, 2
2001-08-28

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed