U.S. patent number D849,001 [Application Number D/562,077] was granted by the patent office on 2019-05-21 for processor unit for display device.
This patent grant is currently assigned to SONY INTERACTIVE ENTERTAINMENT INC.. The grantee listed for this patent is SONY INTERACTIVE ENTERTAINMENT INC.. Invention is credited to Taichi Nokuo.
![](/patent/grant/D0849001/USD0849001-20190521-D00000.png)
![](/patent/grant/D0849001/USD0849001-20190521-D00001.png)
![](/patent/grant/D0849001/USD0849001-20190521-D00002.png)
![](/patent/grant/D0849001/USD0849001-20190521-D00003.png)
![](/patent/grant/D0849001/USD0849001-20190521-D00004.png)
![](/patent/grant/D0849001/USD0849001-20190521-D00005.png)
![](/patent/grant/D0849001/USD0849001-20190521-D00006.png)
![](/patent/grant/D0849001/USD0849001-20190521-D00007.png)
![](/patent/grant/D0849001/USD0849001-20190521-D00008.png)
![](/patent/grant/D0849001/USD0849001-20190521-D00009.png)
![](/patent/grant/D0849001/USD0849001-20190521-D00010.png)
View All Diagrams
United States Patent |
D849,001 |
Nokuo |
May 21, 2019 |
Processor unit for display device
Claims
CLAIM The ornamental design for the processor unit for display
device, as shown and described.
Inventors: |
Nokuo; Taichi (Tokyo,
JP) |
Applicant: |
Name |
City |
State |
Country |
Type |
SONY INTERACTIVE ENTERTAINMENT INC. |
Tokyo |
N/A |
JP |
|
|
Assignee: |
SONY INTERACTIVE ENTERTAINMENT
INC. (Tokyo, JP)
|
Appl.
No.: |
D/562,077 |
Filed: |
April 22, 2016 |
Foreign Application Priority Data
|
|
|
|
|
Oct 26, 2015 [JP] |
|
|
2015-023699 |
|
Current U.S.
Class: |
D14/355 |
Current International
Class: |
1402 |
Field of
Search: |
;D14/371-382,125-129,215,308,314,332,335-337,348,354-355,447-452,492,239,457,439-441,432,251-253,496
;D8/349,354,363,367,373,376,380 ;D21/333 ;D12/415 ;D3/218
;348/180,184,325,739,825 ;248/323,278.1,286.1
;D6/660,661,671,672,675,675.1-675.3,682,677.1,678.1,678.2,681.2
;359/601,609 |
References Cited
[Referenced By]
U.S. Patent Documents
Primary Examiner: Stofko; Katie Jane
Attorney, Agent or Firm: Young & Thompson
Description
FIG. 1 is a perspective view of front, top and right side of a
processor unit for display device showing my new design;
FIG. 2 is another perspective view of rear, top and left side
thereof;
FIG. 3 is a front view thereof;
FIG. 4 is a rear view thereof;
FIG. 5 is a left side view thereof;
FIG. 6 is a right side view thereof;
FIG. 7 is a top plan view thereof;
FIG. 8 is a bottom plan view thereof;
FIG. 9 is a front perspective view showing a transforming state
with the right portion of the housing shifted thereof;
FIG. 10 is a rear perspective view showing a transforming state
with the right portion of the housing shifted thereof;
FIG. 11 is a front perspective view showing a usage state
thereof;
FIG. 12 is a rear perspective view showing a usage state
thereof;
FIG. 13 is a front perspective view showing a usage state, when
transformed, with the right portion of the housing shifted thereof;
and,
FIG. 14 is a rear perspective view showing a usage state, when
transformed, with the right portion of the housing shifted
thereof.
The broken lines illustrating connecting cables in FIGS. 11-14 are
environment that form no part of the claimed design, while the
remaining broken lines in the drawings illustrate portions of the
processor unit for display device that form no part of the claimed
design.
* * * * *