Semiconductor

Description

FIG. 1 is a perspective view of front, top plan and right side of a semiconductor showing our new design;

FIG. 2 is a front view thereof;

FIG. 3 is a rear view thereof;

FIG. 4 is a top plan view thereof;

FIG. 5 is a bottom view thereof;

FIG. 6 is a left side view thereof;

FIG. 7 is a right side view thereof; and,

FIG. 8 is a partial enlarged view at A-A', B-B' thereof.

The portions of the article in broken lines are shown for illustrative purposes only and form no part of the claimed design.

Claims

CLAIM The ornamental design for a semiconductor, as shown and described.

---

Inventors:	Soyano; Shin (Kanagawa, JP)
Assignee:	Fuji Electric Co., Ltd. (Kanagawa, JP)
Appl. No.:	D/390,541
Filed:	April 26, 2011

---

Foreign Application Priority Data

---

Oct 28, 2010 [JP]			D2010-025925

Current U.S. Class:	D13/182
Current International Class:	1303
Field of Search:	;D13/110,182 ;257/690 ;361/713,728,736,775

---

References Cited [Referenced By]

---

U.S. Patent Documents

4630174	December 1986	Kaufman
4994902	February 1991	Okahashi et al.
D357672	April 1995	Terasawa et al.
D389808	January 1998	Yamada et al.
5761040	June 1998	Iwasa et al.
D396450	July 1998	Nishiura et al.
6078501	June 2000	Catrambone et al.
6521983	February 2003	Yoshimatsu et al.
D476959	July 2003	Yamada et al.
6720783	April 2004	Satoh et al.
7425757	September 2008	Takubo
D587662	March 2009	Soutome et al.
D589012	March 2009	Soyano et al.
D606951	December 2009	Soyano et al.
7626256	December 2009	Gobl et al.
7667317	February 2010	Osanai et al.
7768118	August 2010	Yoshida et al.
7808100	October 2010	Bayerer
2001/0038143	November 2001	Sonobe et al.
2002/0093352	July 2002	Min et al.
2011/0044012	February 2011	Matsumoto

Primary Examiner: Sikder; Selina
Attorney, Agent or Firm: Young & Thompson