Pedestal of heat insulating cylinder for manufacturing semiconductor wafers

Sato May 25, 2

Patent Grant D616391

U.S. patent number D616,391 [Application Number D/342,850] was granted by the patent office on 2010-05-25 for pedestal of heat insulating cylinder for manufacturing semiconductor wafers. This patent grant is currently assigned to Tokyo Electron Limited. Invention is credited to Izumi Sato.


United States Patent D616,391
Sato May 25, 2010

Pedestal of heat insulating cylinder for manufacturing semiconductor wafers

Claims

CLAIM The ornamental design for a pedestal of heat insulating cylinder for manufacturing semiconductor wafers, as shown and described.
Inventors: Sato; Izumi (Oshu, JP)
Assignee: Tokyo Electron Limited (Minato-Ku, JP)
Appl. No.: D/342,850
Filed: September 2, 2009

Foreign Application Priority Data

Mar 6, 2009 [JP] 2009-004985
Current U.S. Class: D13/182
Current International Class: 1303
Field of Search: ;D13/182 ;206/454,711 ;118/728,729 ;211/41.18 ;432/241,253,258

References Cited [Referenced By]

U.S. Patent Documents
5494524 February 1996 Inaba et al.
5743967 April 1998 Kobori et al.
5752609 May 1998 Kato et al.
D404016 January 1999 Ishii
5897311 April 1999 Nishi
D411176 June 1999 Shimazu
6056123 May 2000 Niemirowski et al.
6099302 August 2000 Hong et al.
6099645 August 2000 Easley et al.
6110285 August 2000 Kitazawa et al.
6287112 September 2001 Van Voorst Vader et al.
6450346 September 2002 Boyle et al.
6716027 April 2004 Kim et al.
6796439 September 2004 Araki
6979659 December 2005 Zehavi et al.
7033168 April 2006 Gupta et al.
D580894 November 2008 Sato
7484958 February 2009 Kobayashi
Primary Examiner: Sikder; Selina
Attorney, Agent or Firm: Burr & Brown

Description



FIG. 1 is front perspective view of a pedestal of heat insulating cylinder for manufacturing semiconductor wafers illustrating my new design;

FIG. 2 is a front view thereof;

FIG. 3 is a rear view thereof;

FIG. 4 is a right side view thereof;

FIG. 5 is a left side view thereof;

FIG. 6 is a top plan view thereof;

FIG. 7 is a bottom plan view thereof;

FIG. 8 is a cross-sectional view taken through line 8--8 of FIG. 2; and,

FIG. 9 is a front perspective view of a pedestal of heat insulating cylinder for manufacturing semiconductor wafers in use.

The broken lines are shown for illustrative purposes only and form no part of the claimed design.

* * * * *


uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed