Electric circuit board

Yokota , et al. October 6, 2

Patent Grant D601520

U.S. patent number D601,520 [Application Number D/232,144] was granted by the patent office on 2009-10-06 for electric circuit board. This patent grant is currently assigned to Panasonic Corporation. Invention is credited to Masahiko Hirata, Motonari Ogura, Yasuo Yokota.


United States Patent D601,520
Yokota ,   et al. October 6, 2009

Electric circuit board

Claims

CLAIM We claim the ornamental design for an electric circuit board, as shown and described.
Inventors: Yokota; Yasuo (Hirakata, JP), Ogura; Motonari (Osaka, JP), Hirata; Masahiko (Kashiba, JP)
Assignee: Panasonic Corporation (Osaka, JP)
Appl. No.: D/232,144
Filed: June 15, 2005

Foreign Application Priority Data

Jan 14, 2005 [JP] 2005-000814
Current U.S. Class: D13/182
Current International Class: 1303
Field of Search: ;D13/182 ;D10/62,64 ;D14/436 ;D20/11 ;220/62 ;257/E23.07,E23.175,E23.179,778,779 ;324/537,755,758 ;361/737,748,760,820,772 ;174/250,528

References Cited [Referenced By]

U.S. Patent Documents
168063 September 1875 Taylor
D72152 March 1927 Hartz
D204017 March 1966 Goldman
4537001 August 1985 Uppstrom
4696706 September 1987 Griffin et al.
5061822 October 1991 Spielberger
5066999 November 1991 Casper
5300815 April 1994 Rostoker
5484963 January 1996 Washino
D383081 September 1997 Ffrench
5757082 May 1998 Shibata
5818114 October 1998 Pendse et al.
5951304 September 1999 Wildes et al.
6078505 June 2000 Turudic
6163042 December 2000 Mizushima et al.
6269327 July 2001 Bednar et al.
6348742 February 2002 MacPherson
6483038 November 2002 Lee et al.
6537850 March 2003 Corisis
6566168 May 2003 Gang
6597059 July 2003 McCann et al.
6611055 August 2003 Hashemi
6945465 September 2005 Nishizawa et al.
2003/0112613 June 2003 Nishizawa et al.
2006/0255473 November 2006 Pendse
Foreign Patent Documents
797738 Oct 1990 JP
797739 Oct 1990 JP
1096035 Jan 2001 JP
1219525 Oct 2004 JP
Primary Examiner: Sikder; Selina
Attorney, Agent or Firm: Brinks Hofer Gilson & Lione

Description



FIG. 1 is a top perspective view of an electric circuit board of the present invention; and,

FIG. 2 is a top view thereof.

The ornamental design which is claimed is shown in solid lines in the drawings. Any broken lines in the drawings are for illustrative purposes only and form no part of the claimed design.

* * * * *


uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed