U.S. patent number D511,331 [Application Number D/191,635] was granted by the patent office on 2005-11-08 for optoelectronic ic package.
This patent grant is currently assigned to Matsushita Electric Industrial Co., Ltd.. Invention is credited to Shogo Horinouchi, Hideki Ohyama.
United States Patent |
D511,331 |
Horinouchi , et al. |
November 8, 2005 |
Optoelectronic IC package
Claims
We claim the ornamental design for an optoelectronic IC package, as
shown and described.
Inventors: |
Horinouchi; Shogo (Fukuoka,
JP), Ohyama; Hideki (Fukuoka, JP) |
Assignee: |
Matsushita Electric Industrial Co.,
Ltd. (Osaka, JP)
|
Appl.
No.: |
D/191,635 |
Filed: |
October 10, 2003 |
Foreign Application Priority Data
|
|
|
|
|
Jul 9, 2003 [JP] |
|
|
2003-019764 |
|
Current U.S.
Class: |
D13/182 |
Current International
Class: |
1303 |
Field of
Search: |
;D13/182 ;174/52.1
;257/79,81,82,98,99,100,436,690 ;362/800 ;385/92 ;438/29 |
References Cited
[Referenced By]
U.S. Patent Documents
Foreign Patent Documents
|
|
|
|
|
|
|
D1144892 |
|
Jun 2002 |
|
JP |
|
D1144893 |
|
Jun 2002 |
|
JP |
|
D1145109 |
|
Jun 2002 |
|
JP |
|
Primary Examiner: Reid; Stella
Assistant Examiner: Sikder; Selina
Attorney, Agent or Firm: Brinks Hofer Gilson & Lione
Description
FIG. 1 is a top perspective view of an optoelectronic IC package of
the present invention;
FIG. 2 is a first side view thereof;
FIG. 3 is a second side view thereof;
FIG. 4 is a third side view thereof;
FIG. 5 is a top view thereof; and,
FIG. 6 is a fourth side view thereof.
The ornamental design which is claimed is shown in solid lines in
the drawings. Any broken lines in the drawings are for illustrative
purposes only and form no part of the claimed design.
* * * * *