Semiconductor chip package

Kasem , et al. December 10, 2

Patent Grant D466873

U.S. patent number D466,873 [Application Number D/151,024] was granted by the patent office on 2002-12-10 for semiconductor chip package. This patent grant is currently assigned to Siliconix Incorporated. Invention is credited to Yehja Mohammed Kasem, Frank Kuo, Eddy Tjhia.


United States Patent D466,873
Kasem ,   et al. December 10, 2002

Semiconductor chip package

Claims

The ornamental design for a semiconductor chip package, as shown and described.
Inventors: Kasem; Yehja Mohammed (Santa Clara, CA), Kuo; Frank (Kaoshiung, TW), Tjhia; Eddy (Sunnyvale, CA)
Assignee: Siliconix Incorporated (Santa Clara, CA)
Appl. No.: D/151,024
Filed: October 31, 2001

Current U.S. Class: D13/182
Current International Class: 1303
Field of Search: ;D13/182 ;D14/114 ;174/52.1,52.2,52.4,52.5,16.3 ;206/10,719 ;257/254,678,659,668,667,670,676,679,686,688,690,691,692,696,703,778 ;361/679,728,742,752,802,818

References Cited [Referenced By]

U.S. Patent Documents
D345731 April 1994 Owens et al.
5434357 July 1995 Belcher et al.
5596231 January 1997 Combs
5635670 June 1997 Kubota et al.
D396847 August 1998 Nakayama et al.
5798570 August 1998 Watanabe et al.
5844307 December 1998 Suzuki et al.
5959846 September 1999 Noguchi et al.
6040625 March 2000 Ip
D444132 June 2001 Iwanishi et al.
Primary Examiner: Shooman; Ted
Assistant Examiner: Sikder; Selina
Attorney, Agent or Firm: Skjerven Morrill LLP

Description



FIG. 1 is a perspective view from the left side and above the semiconductor chip package;

FIG. 2 is a perspective view from the left side and below the semiconductor chip package;

FIG. 3 is an elevational view from the left side of the semiconductor chip package;

FIG. 4 is an elevational view from the right side of the semiconductor chip package;

FIG. 5 is an elevational view from the back side of the semiconductor chip package;

FIG. 6 is an elevational view from the front side of the semiconductor chip package;

FIG. 7 is a top view of the semiconductor chip package; and,

FIG. 8 is a bottom view of the semiconductor chip package.

* * * * *


uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed