I/O (input/output) module

Futami , et al. July 25, 2

Patent Grant D428600

U.S. patent number D428,600 [Application Number D/108,945] was granted by the patent office on 2000-07-25 for i/o (input/output) module. This patent grant is currently assigned to Yamatake Corporation. Invention is credited to Ken-ichiro Fujisawa, Hideo Futami, Kohki Goto, Takashi Komiyama, Teruaki Shimojima.


United States Patent D428,600
Futami ,   et al. July 25, 2000

I/O (input/output) module

Claims

The ornamental design for an I/O (input/output) module, as shown and described.
Inventors: Futami; Hideo (Yokohama, JP), Fujisawa; Ken-ichiro (Yokohama, JP), Shimojima; Teruaki (Yokohama, JP), Komiyama; Takashi (Yokohama, JP), Goto; Kohki (Yokohama, JP)
Assignee: Yamatake Corporation (Tokyo, JP)
Appl. No.: D/108,945
Filed: August 9, 1999

Foreign Application Priority Data

Feb 15, 1999 [JP] 11-3346
Current U.S. Class: D13/162; D13/123
Current International Class: 1303
Field of Search: ;D13/123,162,162.1,147,151 ;439/709,712,715,716 ;361/637,823

References Cited [Referenced By]

U.S. Patent Documents
D349267 August 1994 Francis
D365327 December 1995 Reed et al.
D409569 May 1999 Francis
D413863 September 1999 Tennefoss et al.
4924213 May 1990 Decho
5000692 March 1991 Taniguchi et al.
5610493 March 1997 Wieloch
5716241 February 1998 Hennemann et al.
5745338 April 1998 Bartolo et al.
5791916 August 1998 Schirbl et al.
Primary Examiner: Sincavage; Joel
Attorney, Agent or Firm: McGinn & Gibb, P.C.

Description



FIG. 1 is a perspective view of an I/O (input/output) module of the design according to the present invention;

FIG. 2 is a front view of the I/O (input/output) module of FIG. 1 according to the present invention;

FIG. 3 is a rear view of the I/O (input/output) module of FIG. 1 according to the present invention;

FIG. 4 is a top plan view of the I/O (input/output) module of FIG. 1 according to the present invention;

FIG. 5 is a bottom plan view of the I/O (input/output) module of FIG. 1 according to the present invention;

FIG. 6 is a side view of the I/O (input/output) module from the left of FIG. 2 according to the present invention; and,

FIG. 7 is a side view of the I/O (input/output) module from the right of FIG. 2 according to the present invention.

* * * * *


uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed