Data loop transceiver for coupling data between computer peripherals

Description

FIG. 1 is a perspective view of the data loop transceiver for coupling data between computer peripherals in accordance with my new design;

FIG. 2 is a top plan view thereof;

FIG. 3 is a front elevational view thereof;

FIG. 4 is a bottom plan view thereof;

FIG. 5 is a right side view thereof, the left side view being identical thereto; and,

FIG. 6 is a rear elevational view thereof.

Claims

The ornamental design for a data loop transceiver for coupling data between computer peripherals, as shown and described.

---

Inventors:	Sasaki; Kazunari (Nagano, JP)
Assignee:	Seiko Epson Corporation (Tokyo, JP)
Appl. No.:	07/752,222
Filed:	August 22, 1991

---

Foreign Application Priority Data

---

Feb 22, 1991 [JP]			3-4660

Current U.S. Class:	D14/433; D13/147
Field of Search:	;D14/100,107,114 ;D13/147,162,199 ;361/390-395

---

References Cited [Referenced By]

---

U.S. Patent Documents

D269673	July 1983	Johansson et al.
D275850	October 1984	Wilson
D318265	July 1991	Esslinger
D327260	June 1992	Davis et al.
D327880	July 1992	Lou
D330704	November 1992	Wagner
D331572	December 1992	Roe

Other References

PC Magazine May 29, 1990 p. 45-3X Link 16/Connector..

Primary Examiner: Burke; Wallace R.
Assistant Examiner: Nunn; Freda S.
Attorney, Agent or Firm: Blum Kaplan