U.S. patent application number 16/460435 was filed with the patent office on 2019-10-24 for information processing device, information processing method, and program.
This patent application is currently assigned to SONY CORPORATION. The applicant listed for this patent is SONY CORPORATION. Invention is credited to Nobuyoshi KOBAYASHI, Noriaki NISHI, Kimihiro SAITO, Junya SHIRAISHI, Kenji YAMAMOTO.
Application Number | 20190325908 16/460435 |
Document ID | / |
Family ID | 59500656 |
Filed Date | 2019-10-24 |
![](/patent/app/20190325908/US20190325908A1-20191024-D00000.png)
![](/patent/app/20190325908/US20190325908A1-20191024-D00001.png)
![](/patent/app/20190325908/US20190325908A1-20191024-D00002.png)
![](/patent/app/20190325908/US20190325908A1-20191024-D00003.png)
![](/patent/app/20190325908/US20190325908A1-20191024-D00004.png)
![](/patent/app/20190325908/US20190325908A1-20191024-D00005.png)
![](/patent/app/20190325908/US20190325908A1-20191024-D00006.png)
![](/patent/app/20190325908/US20190325908A1-20191024-D00007.png)
![](/patent/app/20190325908/US20190325908A1-20191024-D00008.png)
![](/patent/app/20190325908/US20190325908A1-20191024-D00009.png)
![](/patent/app/20190325908/US20190325908A1-20191024-D00010.png)
View All Diagrams
United States Patent
Application |
20190325908 |
Kind Code |
A1 |
SAITO; Kimihiro ; et
al. |
October 24, 2019 |
INFORMATION PROCESSING DEVICE, INFORMATION PROCESSING METHOD, AND
PROGRAM
Abstract
Provided are a device and a method which are capable of
performing crosstalk-removed high-quality data reproduction from a
high-density recording type optical disc. The device includes a
photo detector that outputs a readout signal from a reproduction
track of an information recording disc, an adjacent track
reproduction binary signal supply unit that outputs a binary signal
(binary data) which is a reproduction signal of an adjacent track
of the reproduction track, a multi-input adaptive equalizer that
includes an equalizer unit that receives the readout signal from
the reproduction track and an adjacent track reproduction binary
signal and outputs an equalization signal by an adaptive
equalization process based on an input signal, and a binarization
processing unit that executes a binarization process based on the
equalization signal and generates a reproduction signal of the
reproduction track.
Inventors: |
SAITO; Kimihiro; (Saitama,
JP) ; YAMAMOTO; Kenji; (Kanagawa, JP) ; NISHI;
Noriaki; (Kanagawa, JP) ; SHIRAISHI; Junya;
(Kanagawa, JP) ; KOBAYASHI; Nobuyoshi; (Kanagawa,
JP) |
|
Applicant: |
Name |
City |
State |
Country |
Type |
SONY CORPORATION |
Tokyo |
|
JP |
|
|
Assignee: |
SONY CORPORATION
Tokyo
JP
|
Family ID: |
59500656 |
Appl. No.: |
16/460435 |
Filed: |
July 2, 2019 |
Related U.S. Patent Documents
|
|
|
|
|
|
Application
Number |
Filing Date |
Patent Number |
|
|
15780090 |
May 30, 2018 |
10373640 |
|
|
PCT/JP2017/000779 |
Jan 12, 2017 |
|
|
|
16460435 |
|
|
|
|
Current U.S.
Class: |
1/1 |
Current CPC
Class: |
G11B 7/131 20130101;
G11B 7/133 20130101; G11B 20/10009 20130101; G11B 7/005 20130101;
G11B 20/10046 20130101 |
International
Class: |
G11B 7/005 20060101
G11B007/005; G11B 20/10 20060101 G11B020/10; G11B 7/131 20060101
G11B007/131; G11B 7/133 20060101 G11B007/133 |
Foreign Application Data
Date |
Code |
Application Number |
Feb 5, 2016 |
JP |
2016-021294 |
Claims
1. An information processing device, comprising: a photo detector
that outputs a readout signal from a reproduction track of an
information recording disc; and circuitry configured to: obtain a
binary signal (binary data) from a reproduction signal of an
adjacent track of the reproduction track; perform an adaptive
equalization process on the readout signal and the adjacent track
reproduction binary signal; obtain an equalization signal, based on
an input signal, by adding results of the adaptive equalization
process performed on the readout signal and the adjacent track
reproduction binary signal; and execute a binarization process
based on the equalization signal, and generate a reproduction
signal of the reproduction track.
2. The information processing device according to claim 1, wherein
the circuitry is further configured to: obtain a binary signal
(binary data) of at least one adjacent track of the reproduction
track.
3. The information processing device according to claim 1, wherein
the circuitry is further configured to: obtain binary signals
(binary data) of two adjacent tracks of the reproduction track.
4. The information processing device according to claim 1, wherein
the circuitry is further configured to: generate an adjacent track
reproduction binary signal based on a read signal of an adjacent
track read via an optical pickup.
5. The information processing device according to claim 1, wherein
the circuitry is further configured to: acquire an adjacent track
reproduction binary signal previously stored in a record data
storage memory from the record data storage memory.
6. The information processing device according to claim 1, further
comprising: a memory that stores the adjacent track reproduction
binary signal; and a memory controller that executes data input
control on the multi-input adaptive equalizer from the memory.
7. The information processing device according to claim 6, wherein
the memory controller executes data input control of simultaneously
inputting a readout signal from the reproduction track and an
adjacent track reproduction binary signal at a position nearest to
the readout signal to the multi-input adaptive equalizer.
8. The information processing device according to claim 1, wherein
the photo detector is a multi-signal output type photo detector
that outputs a plurality of signals corresponding to an amount of
received light of a split region, and wherein the circuitry is
further configured to: perform an adaptive equalization process on
the plurality of signals output from the photo detector and an
adjacent track reproduction binary signal; and obtain an
equalization signal by the adaptive equalization process based on
an input signal.
9. The information processing device according to claim 8, wherein
the photo detector is a multi-signal output type photo detector
that has a plurality of split regions along a track direction
(tangential direction) and outputs a plurality of signals
corresponding to the amount of received light of each split region
of the plurality of split regions.
10. The information processing device according to claim 8, wherein
the photo detector is a multi-signal output type photo detector
that has a plurality of split regions along a disc radial direction
(radial direction) and outputs a plurality of signals corresponding
to the amount of received light of each split region of the
plurality of split regions.
11. The information processing device according to claim 1, wherein
the circuitry is further configured to: receive an output of the
photo detector; generate a plurality of signals corresponding to an
amount of received light of a split region unit of the photo
detector; perform an adaptive equalization process on the plurality
of signals and an adjacent track reproduction binary signal; and
obtain an equalization signal by the adaptive equalization process
based on the input signal.
12. The information processing device according to claim 1, wherein
the circuitry is further configured to: execute a partial response
equalization process based on the input signal; and execute a
maximum likelihood decoding process as the binarization process for
the equalization signal.
13. The information processing device according to claim 1, wherein
the circuitry is further configured to: generate an equalization
target signal based on the binary signal; calculate an equalization
error from the equalization target signal and the equalization
signal output from the multi-input adaptive equalizer; and execute
an adaptive equalization process based on the equalization
error.
14. The information processing device according to claim 1, wherein
the information recording disc is a disc in which data recording is
performed on both a land and a groove, and wherein the reproduction
track and the adjacent track are a combination of a land track and
a groove track.
15. The information processing device according to claim 1, further
comprising: a configuration that executes data reproduction in
parallel from the adjacent track; a first photo detector that
outputs a readout signal from a first reproduction track of the
information recording disc; a second photo detector that outputs a
readout signal from a second reproduction track adjacent to the
first reproduction track; and a decoder that generates a binary
signal (binary data) serving as a reproduction signal of the first
reproduction track and a binary signal (binary data) serving as a
reproduction signal of the second reproduction track, wherein the
circuitry is further configured to: receive the readout signal from
the first reproduction track and the binary signal serving as the
reproduction signal of the second reproduction track generated by
the decoder; obtain an equalization signal by an adaptive
equalization process performed on the readout signal from the first
reproduction track and the binary signal serving as the
reproduction signal of the second reproduction track, based on an
input signal; receive the readout signal from the second
reproduction track and the binary signal serving as the
reproduction signal of the first reproduction track generated by
the decoder; obtain an equalization signal by an adaptive
equalization process performed on the readout signal from the
second reproduction track and the binary signal serving as the
reproduction signal of the first reproduction track, based on an
input signal; execute a binarization process based on the
equalization signal obtained by the adaptive equalization process
performed on the readout signal from the first reproduction track
and the binary signal serving as the reproduction signal of the
second reproduction track and generate a first track compatible
reproduction binary signal; and execute a binarization process
based on the equalization signal obtained by the adaptive
equalization process performed on the readout signal from the
second reproduction track and the binary signal serving as the
reproduction signal of the first reproduction track and generate a
second track compatible reproduction binary signal.
16. An information processing method executed in an information
processing device, the method comprising: outputting, by a photo
detector, a readout signal from a reproduction track of an
information recording disc; obtaining a binary signal (binary data)
from a reproduction signal of an adjacent track of the reproduction
track; performing an adaptive equalization process on the readout
signal from the reproduction track and the adjacent track
reproduction binary signal; obtaining an equalization signal, based
on an input signal, by adding results of the adaptive equalization
process performed on the readout signal and the adjacent track
reproduction binary signal; and executing a binarization process
based on the equalization signal and generate a reproduction signal
of the reproduction track.
17. A non-transitory computer-readable medium having embodied
thereon a program, which when executed by a computer causes the
computer to execute an information processing method, the method
comprising: outputting, by a photo detector, a readout signal from
a reproduction track of an information recording disc; obtaining a
binary signal (binary data) from a reproduction signal of an
adjacent track of the reproduction track; performing an adaptive
equalization process on the readout signal from the reproduction
track and the adjacent track reproduction binary signal; obtaining
an equalization signal, based on an input signal, by adding results
of the adaptive equalization process performed on the readout
signal and the adjacent track reproduction binary signal; and
executing a binarization process based on the equalization signal
and generate a reproduction signal of the reproduction track.
Description
CROSS REFERENCE TO PRIOR APPLICATION
[0001] This application is a continuation of U.S. patent
application Ser. No. 15/780,090 (filed on May 30, 2018), which is a
National Stage patent application of PCT International Patent
Application No. PCT/JP2017/000779 (filed on Jan. 12, 2017) under 35
U.S.C. .sctn. 371, which claims priority to Japanese Patent
Application No. 2016-021294 (filed on Feb. 5, 2016), which are all
hereby incorporated by reference in their entirety.
TECHNICAL FIELD
[0002] The present disclosure relates to an information processing
device, an information processing method, and a program. More
specifically, the present disclosure relates to an information
processing device, an information processing method, and a program
which are capable of implementing high-quality data reproduction
from a disc in which high-density data recording is performed.
BACKGROUND ART
[0003] Optical discs such as digital versatile discs (DVDs) or
Blu-ray (a registered trademark) discs (BD) have been widely used
as media for recording various data in addition to images and
programs.
[0004] The optical discs such as BDs are required to perform
high-density information recording.
[0005] As a method of increasing the density of optical discs,
there are a method of reducing a channel bit length, that is, a
mark length, and increasing a density in a linear density direction
and a method of narrowing a track pitch.
[0006] However, in a case where the density is increased in the
linear density direction, there arises a problem that inter-symbol
interference increases.
[0007] Further, if the track pitch is narrowed, information leaking
from an adjacent track (an adjacent track crosstalk) increases.
[0008] In order to reduce the adjacent track crosstalk (hereinafter
referred to simply as a "crosstalk"), various methods have been
proposed.
[0009] For example, Patent Document 1 (International Publication
No. WO 2016/006157) discloses a configuration of generating a
reproduction signal in which the crosstalk is reduced by dividing a
light receiving region of a photo detector and performing an
adaptive equalization process using a plurality of light receiving
signals obtained from respective split regions.
[0010] However, in this method, it is difficult to reliably analyze
a recording signal of an adjacent track, and it is difficult to
remove the crosstalk sufficiently.
[0011] Further, a technique of cancelling the crosstalk by
supplying a reproduction signal of a track of a reproduction target
and reproduction signals of tracks on both sides thereof to an
adaptive equalizer unit and controlling a tap coefficient of the
adaptive equalizer unit is disclosed in Patent Document 2 (Japanese
Patent Application Laid-Open No. 2015-057753), Patent Document 3
(Japanese Patent Application Laid-Open No. 2012-079385), Patent
Document 4 (Japanese Patent Application No. 4184585), and the
like.
[0012] However, in the configuration described in Patent Documents
mentioned above, in order to acquire a signal from which the
crosstalk signal has been removed from a read signal of a current
reproduction track, it is necessary to adjust phases of the read
signal of the current reproduction track and the read signals of
the tracks on both sides thereof and then input the resulting
signal to the adaptive equalizer unit.
[0013] For this process, a memory for temporarily storing the read
signal of the track adjacent to the current reproduction track or a
delay processing configuration is required, and thus the required
memory capacity increases, and there is a problem in that the
circuit size increases.
CITATION LIST
Patent Document
[0014] Patent Document 1: International Publication No. WO
2016/006157 [0015] Patent Document 2: Japanese Patent Application
Laid-Open No. 2015-057753 [0016] Patent Document 3: Japanese Patent
Application Laid-Open No. 2012-079385 [0017] Patent Document 4:
Japanese Patent Application No. 4184585
SUMMARY OF THE INVENTION
Problems to be Solved by the Invention
[0018] The present disclosure was made, for example, in light of
the above-mentioned problems, and it is an object of the present
disclosure to provide an information processing device, an
information processing method, and a program which are capable of
implementing a reproduction process of high-quality data in which
the crosstalk caused by the recording signal of the adjacent track
or the like is suppressed.
[0019] In one embodiment of the present disclosure, it is an object
to provide an information processing device, an information
processing method, and a program which are capable of implementing
a reproduction process of high-quality data in which the crosstalk
is suppressed while suppressing a necessary capacity of the memory
for temporary storing the read data of the adjacent track to be
small without increasing a circuit size.
Solutions to Problems
[0020] A first aspect of the present disclosure is an information
processing device, including:
[0021] a photo detector that outputs a readout signal from a
reproduction track of an information recording disc;
[0022] an adjacent track reproduction identification signal supply
unit that outputs a reproduction identification signal obtained
from a reproduction signal of an adjacent track of the reproduction
track;
[0023] a multi-input adaptive equalizer that includes an equalizer
unit that receives the readout signal from the reproduction track
and an adjacent track reproduction identification signal and
outputs an equalization signal by an adaptive equalization process
based on an input signal; and
[0024] a reproduction signal generating unit that executes a
reproduction signal generation process based on the equalization
signal and generates a reproduction signal of the reproduction
track.
[0025] Furthermore, a second aspect of the present disclosure is an
information processing method executed in an information processing
device, the method including:
[0026] outputting, by a photo detector, a readout signal from a
reproduction track of an information recording disc;
[0027] outputting, by an adjacent track reproduction identification
signal supply unit, a reproduction identification signal obtained
from a reproduction signal of an adjacent track of the reproduction
track;
[0028] inputting, by a multi-input adaptive equalizer, the readout
signal from the reproduction track and an adjacent track
reproduction identification signal to an equalizer unit and
outputting an equalization signal by an adaptive equalization
process based on an input signal; and
[0029] executing, by a reproduction signal generating unit, a
reproduction signal generation process based on the equalization
signal and generating a reproduction signal of the reproduction
track.
[0030] Furthermore, a third aspect of the present disclosure is a
program causing an information processing device to execute
information processing including:
[0031] a process of outputting, by a photo detector, a readout
signal from a reproduction track of an information recording
disc;
[0032] a process of outputting, by an adjacent track reproduction
identification signal supply unit, a reproduction identification
signal obtained from a reproduction signal of an adjacent track of
the reproduction track;
[0033] a process of inputting, by a multi-input adaptive equalizer,
the readout signal from the reproduction track and an adjacent
track reproduction identification signal to an equalizer unit and
outputting an equalization signal by an adaptive equalization
process based on an input signal; and
[0034] a process of generating, by a reproduction signal generating
unit, a reproduction signal of the reproduction track by executing
a reproduction signal generation process based on the equalization
signal.
[0035] Further, for example, a program of the present disclosure is
a program which can be provided to an information processing device
or a computer system which is capable of executing various program
codes through a storage medium or a communication medium provided
in a computer readable format. As the program is provided in a
computer readable format, a process according to the program is
implemented on the information processing device or the computer
system.
[0036] Still other objects, features, and advantages of the present
disclosure will become apparent from detailed description based on
an embodiment of the present disclosure to be described later or
the appended drawings. Further, in this specification, a system
refers to a logical aggregate configuration of a plurality of
devices and is not limited to a configuration in which devices of
respective components are in the same housing.
Effects of the Invention
[0037] According to a configuration of one embodiment of the
present disclosure, a device and a method which are capable of
performing crosstalk-removed high-quality data reproduction from a
high-density recording type optical disc are realized.
[0038] Specifically, the device includes a photo detector that
outputs a readout signal from a reproduction track of an
information recording disc, an adjacent track reproduction binary
signal supply unit that outputs a binary signal (binary data) which
is a reproduction signal of an adjacent track of the reproduction
track, a multi-input adaptive equalizer that includes an equalizer
unit that receives the readout signal from the reproduction track
and an adjacent track reproduction binary signal and outputs an
equalization signal by an adaptive equalization process based on an
input signal, and a binarization processing unit that executes a
binarization process based on the equalization signal and generates
a reproduction signal of the reproduction track.
[0039] With this configuration, a device and a method which are
capable of performing crosstalk-removed high-quality data
reproduction from a high-density recording type optical disc are
realized.
[0040] Further, the effects described in this specific area are
merely examples and not intended to be limited and may have
additional effects.
BRIEF DESCRIPTION OF DRAWINGS
[0041] FIG. 1 is a diagram illustrating a configuration example of
an information processing device.
[0042] FIG. 2 is a diagram illustrating a configuration example of
an optical pickup.
[0043] FIG. 3 is a diagram illustrating a configuration example of
a split region compatible five-signal output type optical
pickup.
[0044] FIG. 4 is a diagram illustrating a configuration example of
a data detection processing unit.
[0045] FIG. 5 is a diagram illustrating an example of a multi-input
adaptive equalizer.
[0046] FIG. 6 is a diagram illustrating an example of an adaptive
equalizer unit.
[0047] FIG. 7 is a diagram illustrating an example of equalization
error calculator.
[0048] FIG. 8 is a diagram illustrating a configuration example of
an information processing device (a reproducing device) that
performs crosstalk cancellation using a read signal of an adjacent
track.
[0049] FIG. 9 is a diagram illustrating a configuration example of
an information processing device (a reproducing device) that
performs crosstalk cancellation using a read signal of an adjacent
track.
[0050] FIG. 10 is a diagram illustrating a configuration example of
an information processing device (reproducing device) for
performing crosstalk cancellation using a read signal of an
adjacent track.
[0051] FIG. 11 is a diagram for describing a specific example of a
multi-input adaptive equalizer of an information processing device
(a reproducing device) that performs crosstalk cancellation using a
read signal of an adjacent track.
[0052] FIG. 12 is a diagram illustrating a configuration example of
an information processing device (a reproducing device) that
executes crosstalk cancellation by applying read data of an
adjacent track using a five-signal output type photo detector.
[0053] FIG. 13 is a diagram illustrating an example of a
multi-input adaptive equalizer set.
[0054] FIG. 14 is a diagram illustrating a configuration of each of
multi-input adaptive equalizers 121 to 123.
[0055] FIG. 15 is a diagram for describing an overview of a
configuration and a process of an information processing device
that executes crosstalk cancellation using a binary reproduction
signal (binary data) of an adjacent track.
[0056] FIG. 16 is a diagram illustrating a configuration of a
multi-input adaptive equalizer 205 illustrated in FIG. 15.
[0057] FIGS. 17A and 17B illustrate an overview of a configuration
and a process of an information processing device that executes
crosstalk cancellation using a binary reproduction signal (binary
data) of one adjacent track (Tn-1) adjacent to a current
reproduction track (Tn).
[0058] FIG. 18 is a diagram illustrating a configuration of a
multi-input adaptive equalizer 205 illustrated in FIG. 17.
[0059] FIG. 19 is a diagram for describing a configuration of an
adjacent track reproduction binary signal supply unit that
generates a reproduction binary signal (binary data) of one track
(Tn-1) adjacent to a current reproduction track (Tn).
[0060] FIG. 20 is a diagram for describing a process example of a
reproducing device that sets two irradiation spots and performs
reproduction through two optical pickups 11a and 11b.
[0061] FIG. 21 is a diagram for describing a process example of a
reproducing device that sets two irradiation spots and performs
reproduction through two optical pickups 11a and 11b.
[0062] FIG. 22 is a diagram illustrating a configuration example of
an information processing device in an example in which a
reproduction signal of one adjacent track is applied.
[0063] FIG. 23 is a diagram for describing a configuration and a
process of an information processing device (a reproducing device)
in a case where a signal (binary data) recorded in a disc is known
and stored in a record data storage memory.
[0064] FIG. 24 is a diagram illustrating a configuration example of
an information processing device a (reproducing device) to which a
memory 230 for controlling a timing at which a read signal of a
current reproduction track (Tn) is input to a multi-input adaptive
equalizer 205 is added.
[0065] FIG. 25 is a diagram for describing a configuration of an
adjacent track reproduction binary signal supply unit that
generates reproduction binary signals (binary data) of two tracks
adjacent to a current reproduction track (Tn).
[0066] FIG. 26 is a diagram for describing a process example of a
reproducing device that sets three irradiation spots and performs
reproduction through three optical pickups 11a to 11c.
[0067] FIG. 27 is a diagram for describing a process example of a
reproducing device that sets three irradiation spots and performs
reproduction through three optical pickups 11a to 11c.
[0068] FIG. 28 is a diagram for describing a configuration example
of an information processing device in an example in which
reproduction signals of two adjacent tracks are applied.
[0069] FIG. 29 is a diagram for describing a configuration and a
process of an information processing device (a reproducing device)
in a case where a signal (binary data) recorded in a disc is known
and stored in a record data storage memory.
[0070] FIG. 30 is a diagram for describing a configuration of an
information processing device that applies a reproduction signal of
an adjacent track to a crosstalk cancellation processing and
implements simultaneous reproduction of a plurality of tracks.
[0071] FIG. 31 is a diagram illustrating a configuration of a
second multi-input adaptive equalizer 316.
[0072] FIG. 32 is a diagram illustrating a configuration of a
second multi-input adaptive equalizer 326.
[0073] FIG. 33 is a diagram for describing a configuration of an
information processing device that applies a reproduction signal of
an adjacent track to a crosstalk cancellation processing and
implements simultaneous reproduction of a plurality of tracks.
[0074] FIG. 34 is a diagram for describing quality evaluation data
of reproduction data.
[0075] FIG. 35 is a diagram illustrating each data illustrated in
FIG. 34.
[0076] FIG. 36 is a diagram for describing quality evaluation data
of reproduction data.
[0077] FIG. 37 is a diagram illustrating each piece of data
illustrated in FIG. 34.
MODE FOR CARRYING OUT THE INVENTION
[0078] Hereinafter, an information processing device, an
information processing method, and a program according to the
present disclosure will be described with reference to the appended
drawings. Further, the description proceeds in accordance with the
following items.
[0079] 1. Configuration and reproduction process example of
information processing device
[0080] 1-1. Configuration example of optical pickup
[0081] 1-2. Configuration example of data detection processing
unit
[0082] 2. Basic configuration example of crosstalk cancellation
process using read signal of adjacent track
[0083] 3. Configuration and process of executing crosstalk
cancellation using binary reproduction signal (binary data) of
adjacent track
[0084] 3-1. Example in which reproduction signals of two adjacent
tracks on both sides are applied
[0085] 3-2. Example in which reproduction signal of one adjacent
track is applied
[0086] 3-3. Specific configuration example of adjacent track
reproduction binary signal supply unit in example in which
reproduction signal of one adjacent track is applied and
configuration example of information processing device
[0087] 3-4. Specific configuration example of adjacent track
reproduction binary signal supply unit in example in which
reproduction signals of two adjacent tracks are applied and
configuration example of information processing device
[0088] 3-5. Configuration example in which parallel reproduction
process of plurality of tracks is executed
[0089] 4. Quality evaluation of reproduction signal using binary
reproduction signal (binary data) of adjacent track
[0090] 5. Conclusion of configuration of present disclosure
[0091] [1. Configuration and Reproduction Process Example of
Information Processing Device]
[0092] First, a configuration and a process example of an
information processing device that executes a data
recording/reproducing process to which an optical disc, for
example, a Blu-ray (a registered trademark) disc (BD) is applied
will be described.
[0093] FIG. 1 is a block diagram illustrating a configuration
example of an information processing device that executes a data
reproducing process and a recording process on an optical disc
10.
[0094] As illustrated in FIG. 1, the information processing device
includes an optical pickup 11 that records or reproduces
information in or from the optical disc 10 serving as an optical
recording medium and a spindle motor 12 that rotates the optical
disc 10.
[0095] In order to move the optical pickup 11 in a radial direction
of the optical disc 10, a thread (feed motor) 13 is installed.
[0096] The optical disc 10 is, for example, a high-density optical
disc such as a Blu-ray (a registered trademark) disc (BD).
[0097] For example, the BD is a high-density optical disc having a
recording capacity of about 25 GB in one layer on one side and
about 50 GB in two layers on one side.
[0098] Further, in the BD standard, in order to reduce a beam spot
diameter, a light source wavelength is set to 405 nm, and a
numerical aperture NA of an objective lens is increased to 0.85.
According to the BD standard, the spot diameter can be reduced to
0.58 .mu.m.
[0099] Further, in recent years, for the Blu-ray (a registered
trademark) disc (BD), BDXL (a registered trademark) in which the
channel bit length, that is, the mark length is reduced, the
density is increased in the linear density direction, and a large
capacity of 100 GB in three layers and 128 GB in 4 layers is
implemented has been put into practical use.
[0100] Further, in order to increase the recording capacity, a
method of recording data in both a groove track and a land track (a
land/groove recording method) has been also employed.
[0101] Further, a groove set along the recording track of the disc
is referred to as a groove (G), and a track formed by the groove is
referred to as a groove track.
[0102] Further, an area serving as a mountain portion sandwiched
between two grooves is referred to as a land (L), and a track
formed by the land is referred to as a land track.
[0103] In the high-density recording type disc, data is recorded in
either the groove (G) or the land (L). With this configuration,
more data can be recorded in the disc.
[0104] However, in such a high-density recording disc, there is a
problem that the crosstalk is highly likely to occur in the data
reproducing process.
[0105] In other words, there is a problem that the crosstalk in
which data of an adjacent track is mixed into readout data of a
current readout track as noise is likely to occur.
[0106] If the optical disc 10 is loaded into the information
processing device, it is rotationally driven at a constant linear
velocity (CLV) or a constant angular velocity (CAV) by the spindle
motor 12 at the time of recording/reproducing.
[0107] A CAV or a zone CAV is preferable in order to align a phase
of a wobble groove uniform in a half radial direction of the
optical disc 10.
[0108] At the time of reproducing, mark information recorded on a
track on the optical disc 10 is read out by the optical pickup
(optical head) 11.
[0109] At the time of data recording to the optical disc 10, the
optical pickup 11 records user data on a track on the optical disc
10 as a change of a phase change mark, a dye change mark, or the
like in brightness (reflectance) or a reflection phase (complex
reflectance).
[0110] In the case of a recordable disc, a recording mark according
to the phase change mark is recorded on the track formed by the
wobbling groove, but the phase change mark is recorded with a
linear density of 0.12 .mu.m/bit and 0.08 .mu.m/channel bit in the
case of a BD of 23.3 GB per layer in accordance with a run length
limited (RLL) (1, 7) parity preserve/prohibit repeated minimum
transition run length (rmtr) (PP) modulation scheme or the
like.
[0111] Similarly, the phase change mark is recorded with a density
corresponding to a channel bit length depending on a disc type such
as a linear density of 0.0745 .mu.m/channel bit in the case of a BD
of 25 GB/layer, with a linear density of 0.05826 .mu.m/channel bit
in the case of BDXL of 32 GB/layer, or a linear density of 0.05587
.mu.m/channel bit in the case of BDXL of 33.4 GB/layer.
[0112] If a channel clock cycle is indicated by "T," the mark
length is 2T to 8T.
[0113] In the case of a read only disc, no groove is formed, but
data modulated in accordance with the RLL (1, 7) PP modulation
scheme is similarly recorded as an embossed pit sequence.
[0114] In an inner circumference area and the like of the optical
disc 10, for example, physical information of a disc or the like is
recorded by an embossed pit or a wobbling groove as
reproduction-only management information.
[0115] Such information is also read out by the optical pickup
11.
[0116] Further, ADIP information embedded as a wobbling of the
groove track on the optical disc 10 is also read by the optical
pickup 11.
[0117] In the optical pickup 11, a laser diode serving as a laser
beam source, a photo detector for detecting reflected light, an
objective lens serving as a laser beam output end, and an optical
system that irradiates a disc recording surface with laser beams
through the objective lens and guides the reflected light to the
photodetector, and the like are configured.
[0118] In the optical pickup 11, the objective lens is held to be
movable in a tracking direction and a focus direction by a two-axis
mechanism.
[0119] The entire optical pickup 11 is movable in the half radial
direction of the disc by the thread mechanism 13.
[0120] A driving current from a laser driver 23 is supplied to the
laser diode of the optical pickup 11, and the laser diode generates
a laser.
[0121] The reflected light from the optical disc 10 is detected by
the photo detector, and converted into an electric signal
corresponding to an amount of received light, and the electric
signal is supplied to a matrix circuit 14.
[0122] The matrix circuit 14 includes a current voltage conversion
circuit, a matrix calculation/amplification circuit, and the like
are provided corresponding to output currents from a plurality of
light receiving elements serving as the photo detectors, and
generates a necessary signal through a matrix calculation
process.
[0123] A current-voltage conversion circuit may be formed in the
photo detector element in view of a signal transmission
quality.
[0124] For example, a reproduction information signal (RF signal)
corresponding to reproduction data, a focus error signal for servo
control, a tracking error signal, and the like are generated.
[0125] Further, a signal related to wobbling of a groove, that is,
a push-pull signal is generated as a signal for detecting the
wobbling.
[0126] The reproduction information signal output from the matrix
circuit 14 is supplied to a data detection processing unit 15, the
focus error signal and the tracking error signal are supplied to an
optical block servo circuit 21, and the push-pull signal is
supplied to a wobble signal processing unit 16.
[0127] The data detection processing unit 15 performs a
binarization process of the reproduction information signal.
[0128] For example, the data detection processing unit 15 performs
an A/D conversion process of the RF signal, a reproduction clock
generation process by a PLL, a partial response (PR) equalization
process, Viterbi decoding (maximum likelihood decoding), and the
like, and obtains a binary data string through a partial response
maximum likelihood decoding process (a PRML detection scheme).
[0129] The data detection processing unit 15 supplies a binary data
string serving as information read from the optical disc 10 to an
encoding/decoding unit 17 at a subsequent stage.
[0130] The encoding/decoding unit 17 performs demodulation of the
reproduction data at the time of reproducing and performs a
modulation process of the record data at the time of recording.
[0131] In other words, the encoding/decoding unit 17 performs data
demodulation, deinterleaving, ECC decoding, address decoding, and
the like at the time of reproducing, and performs ECC encoding,
interleaving, data modulation, and the like at the time of
recording.
[0132] At the time of reproducing, the binary data string decoded
by the data detection processing unit 15 is supplied to the
encoding/decoding unit 17.
[0133] The encoding/decoding unit 17 performs the demodulation
process on the binary data string and obtains the reproduction data
from optical disc 10.
[0134] For example, the encoding/decoding unit 17 performs the
demodulation process on the data which is recorded on the optical
disc 10 by performing the run-length limited code modulation such
as the RLL (1, 7) PP modulation, performs the ECC decoding process
for the error correction, and obtains the reproduction data from
the optical disc 10.
[0135] The data decoded up to reproduction data by the
encoding/decoding unit 17 is transferred to a host interface 18 and
transferred to a host device 30 on the basis of an instruction of a
system controller 20.
[0136] The host device 30 is, for example, a computer device, an
audio-visual (AV) system device, or the like.
[0137] At the time of recording/reproducing for the optical disc
10, processing of ADIP information is performed.
[0138] In other words, the push-pull signal output from the matrix
circuit 14 as the signal related to the groove wobbling is
converted into wobble data digitalized in a wobble signal
processing circuit 16.
[0139] A clock synchronized with the push-pull signal is generated
by the PLL process.
[0140] An ADIP demodulation processing unit 26 demodulates the
wobble data into a data stream constituting an ADIP address, and
the data stream is supplied to an address decoder 19.
[0141] The address decoder 19 decodes the supplied data, obtains an
address value, and supplies the address value to the system
controller 20.
[0142] At the time of recording, the record data is transferred
from the host device 30, and the record data is supplied to the
encoding/decoding unit 17 via the host interface 18.
[0143] The encoding/decoding unit 17 performs addition error
correction code addition (ECC encoding), interleaving, sub code
addition, and the like as the encoding process of the record
data.
[0144] The run-length limited code modulation such as the RLL (1-7)
PP scheme is performed on the processed data.
[0145] The record data processed by the encoding/decoding unit 17
is supplied to a write strategy unit 24.
[0146] The write strategy unit 24 performs a laser driving pulse
waveform adjustment on a characteristic of a recording layer, a
spot shape of the laser beams, a recording linear velocity, and the
like as a recording compensation process.
[0147] Then, the laser driving pulse is output to the laser driver
23.
[0148] The laser driver 23 causes a current to flow through the
laser diode in the optical pickup 11 on the basis of the laser
drive pulse which has undergone the recording compensation process,
and performs laser emission.
[0149] Accordingly, a mark corresponding to the record data is
formed on the optical disc 10.
[0150] The optical block servo circuit 21 generates various servo
drive signals of focus, tracking, and thread from the focus error
signal and the tracking error signal from the matrix circuit 14 and
execute the servo operation.
[0151] In other words, the optical block servo circuit 21 generates
the focus drive signal and the tracking drive signal in accordance
with the focus error signal and the tracking error signal, and
drives a focus coil and a tracking coil of the two-axis mechanism
in the optical pickup 11 through a driver 28.
[0152] Accordingly, a tracking servo loop and a focus servo loop by
the optical pickup 11, the matrix circuit 14, the optical block
servo circuit 21, the driver 28, the two-axis mechanism are
formed.
[0153] Further, the optical block servo circuit 21 executes a track
jump operation by turning off the tracking servo loop in accordance
with a track jump command from the system controller 20 and
outputting a jump drive signal.
[0154] Further, the optical block servo circuit 21 generates a
thread drive signal on the basis of the thread error signal
obtained as a low frequency component of the tracking error signal,
access execution control from the system controller 20, and the
like, and drives the thread mechanism 13 through a thread driver
25.
[0155] A spindle servo circuit 22 performs control such that the
spindle motor 12 performs CLV rotation or CAV rotation.
[0156] The spindle servo circuit 22 obtains the clock generated by
the PLL for the wobble signal as current rotating speed information
of the spindle motor 12, compares the clock with predetermined
reference speed information, and generate a spindle error
signal.
[0157] Further, at the time of data reproduction, since a
reproduction clock generated by the PLL in the data detection
processing unit 15 is the current rotating speed information of the
spindle motor 12, it is compared with the predetermined reference
speed information, and the spindle error signal is generated.
[0158] Then, the spindle servo circuit 22 outputs the spindle drive
signal generated in accordance with the spindle error signal, and
executes the CLV rotation or the CAV rotation of the spindle motor
12 through a spindle driver 27.
[0159] The spindle servo circuit 22 generates the spindle drive
signal in accordance with a spindle kick/brake control signal from
the system controller 20, and also performs operations of, for
example, starting, stopping, accelerating, and decelerating the
spindle motor 12.
[0160] Various kinds of operations of the servo system and the
recording/reproducing system described above are controlled by the
system controller 20 constituted by a microcomputer.
[0161] The system controller 20 executes various kinds of processes
in accordance with a command given from the host device 30 via the
host interface 18.
[0162] For example, if a write command is issued from the host
device 30, the system controller 20 first moves the optical pickup
11 to an address at which writing is performed.
[0163] Then, the encoding/decoding unit 17 executes an encoding
process on data (for example, video data, audio data, or the like)
transferred from the host device 30 as described above.
[0164] Then, the laser driver 23 drives the laser emission and
performs the recording in accordance with the encoded data.
[0165] Further, for example, in a case where a read command for
requesting transfer of certain data recorded on the optical disc 10
is supplied from the host device 30, the system controller 20 first
performs seek operation control on the instructed address.
[0166] In other words, the command is issued to the optical block
servo circuit 21, and an access operation of the optical pickup 11
on an address specified by the seek command as is executed.
[0167] Thereafter, operation control necessary for transferring
data of an instructed data section to the host device 30 is
performed.
[0168] In other words, reading of data from the optical disc 10 is
performed, a reproduction process in the data detection processing
unit 15 and the encoding/decoding unit 17 is executed, and
requested data is transferred.
[0169] Further, the example of FIG. 1 has been described as an
optical disc device connected to the host device 30, but the
optical disc device may not be connected to other devices.
[0170] In this case, a manipulating unit and a display unit are
provided, and a configuration of an interface part of data
input/output is different from that in FIG. 1.
[0171] In other words, recording or reproduction is performed in
accordance with a manipulation of the user, and a terminal portion
for input and output of various kinds of data are formed.
[0172] Of course, various configurations can be considered as a
configuration example of the optical disc device.
[0173] [1-1. Configuration Example of Optical Pickup]
[0174] Next, a specific configuration example of the optical pickup
11 used for the optical disc device will be described with
reference to FIG. 2.
[0175] The optical pickup 11 records information on the optical
disc 10, for example, using laser beams having a wavelength .lamda.
of 405 nm, and reproduces information from the optical disc 10.
[0176] The laser beams are emitted from a semiconductor laser (a
laser diode (LD)) 51.
[0177] The laser beams pass through an collimator lens 52, a
polarizing beam splitter (PBS) 53, and an objective lens 54 and are
irradiated to the optical disc 10.
[0178] The polarizing beam splitter 53 has, for example, a
splitting surface that transmits approximately 100% of P polarized
light and reflects approximately 100% of S polarized light.
[0179] The reflected light from the recording layer of the optical
disc 10 returns to the same optical path and enters the polarizing
beam splitter 53.
[0180] A .lamda./4 element (not illustrated) is interposed, and
approximately 100% of the incident laser beams are reflected by the
polarizing beam splitter 53.
[0181] The laser beams reflected by the polarizing beam splitter 53
are converged onto a light receiving surface of a photo detector 56
via a lens 55.
[0182] The photo detector 56 includes a light receiving cell which
is installed on the light receiving surface and performs
photoelectric conversion on the incident light.
[0183] There are various types of photo detector 56 as illustrated
in FIG. 2. FIG. 2 illustrates an example of the following three
types:
[0184] (A) a non-split one-signal output type;
[0185] (B) a split region compatible three-signal output type;
and
[0186] (C) a split region compatible five-signal output type.
[0187] (A) The non-split one-signal output type outputs one
electric signal corresponding to an amount of light received by the
light receiving cell on the entire surface of the photo detector
56.
[0188] (B) The split region compatible three-signal output type is
constituted by light receiving cells obtained by dividing the light
receiving surface of the photo detector 56, and outputs three
electric signals corresponding to an amount of light received by
the light receiving cells of the respective split regions.
[0189] (C) The split region compatible five-signal output type is
also constituted by light receiving cells obtained by dividing the
light receiving surface of the photo detector 56, and outputs five
electric signals corresponding to an amount of light received by
the light receiving cells of the respective split regions.
[0190] The light receiving cells of (B) the split region compatible
three-signal output type and (C) the split region compatible
five-signal output type are divided into a plurality of regions by
a dividing line extending in a radial direction (disc radial
direction) and a tangential direction (track direction) of the
optical disc 10.
[0191] The split type photo detector 56 outputs electric signals of
a plurality of channels in accordance with the amount of received
light of each region of the light receiving cell.
[0192] Further, the split configuration can have various
configurations in addition to the configurations described
above.
[0193] FIG. 3 illustrates a detailed configuration of (C) the split
region compatible five-signal output type photo detector 56
illustrated in FIG. 2.
[0194] As illustrated in FIG. 3, the photo detector 56 is
constituted by light receiving cells divided into a plurality of
regions.
[0195] In the example illustrated in FIG. 3, it is divided into
regions A1, A2, B, C, D1, D2, D3, E1, E2, and E3. In each split
region, each electric signal corresponding to the amount of
received light is output individually.
[0196] However, signals applied to the generation of the
reproduction signal are the following five signals corresponding to
five channels.
[0197] a signal A=A1+A2
[0198] a signal B=B
[0199] a signal C=C
[0200] a signal D=D1+D2+D3
[0201] a signal E=E1+E2+E3
[0202] The reproduction signal is generated using the five
signals.
[0203] Further, a signal including addition signals of a plurality
of regions may be configured to generate a signal by multiplying by
a weight coefficient of a preset region unit.
[0204] For example, an output signal may be generated by
multiplying the following weight coefficients p and q:
A=p*A1+q*A2
[0205] Using such split type photo detector, it is possible to
obtain a high-quality reproduction signal by performing an adaptive
equalization process on each signal using multi-input adaptive
equalizer.
[0206] The adaptive equalization process configuration using the
multi-input adaptive equalizer will be described later.
[0207] Each of signals A to E is a characteristic signal
corresponding to a light receiving region such as a signal in which
a signal component of a current read track is large or a signal in
which a ratio of an adjacent track in the crosstalk is high. A
high-quality reproduction signal can be obtained by executing the
adaptive equalization process in accordance with a characteristic
of each signal.
[0208] Further, the generation process configuration of the
reproduction signal using the split type photo detector is
disclosed in Patent Document 1 (International Publication No. WO
2016/006157) which is a prior application filed by the present
applicant.
[0209] The multi-signal output type photo detector used in the
present disclosure has a similar configuration to that in disclosed
in the publication, and setting of a plurality of signals output
from the photo detector and a configuration and a process of
inputting each of a plurality of signals to the multi-input
adaptive equalizer and obtaining an equalization signal and a
binary signal are similarly applied even in the present
disclosure.
[0210] Further, the configuration of the optical pickup 11
illustrated in FIG. 2 indicates the minimum constituent elements
for describing the present disclosure, and the focus error signal
and the tracking error signal output to the optical block servo
circuit 21 via the matrix circuit 14, the signal for generating the
push-pull signal output to the wobble signal processing circuit 16
via the matrix circuit 14, and the like are omitted.
[0211] Further, various configurations other than the configuration
illustrated in FIG. 2 are possible.
[0212] Further, an embodiment of the present disclosure to be
described below will be mainly described as an example using the
split region-compatible five-signal output type photo detector
described above with reference to FIG. 3.
[0213] However, the present disclosure processing is not limited to
the split region compatible five-signal output type photo detector
described with reference to FIG. 3 but can also be applied to the
non-split one-signal output type illustrated in FIG. 2, the split
region compatible three-signal output type, other configurations
using photo detectors having different division configurations can
be also applied.
[0214] In a case where the split type photo detector such as the
split region compatible three-signal output type photo detector or
the split region compatible five-signal output type photo detector
is used, it is possible to divide luminous flux of return beams
from the optical disc 10 into a plurality of regions and obtain the
reproduction information signals of a plurality of channels
corresponding to the respective regions.
[0215] The high-quality reproduction signal can be obtained through
data processing using the signals of the region units.
[0216] Further, as a method of obtaining the reproduction
information signal for each region, a method other than the method
of dividing the photo detector 56 can also be used.
[0217] For example, a method in which, in the optical pickup 11
illustrated in FIG. 2, an optical path conversion element for
separating a plurality of regions is arranged in an optical path
passing through the objective lens 54 and reaching the photo
detector 56, and a plurality of beams separated by the optical path
conversion element are supplied to different photo detector may be
used.
[0218] As the optical path conversion element, a diffraction
element such as a holographic optical element, a refraction element
such as a micro lens array or a micro prism, or the like can be
used.
[0219] [1-2. Configuration Example of Data Detection Processing
Unit]
[0220] Next, a configuration example of the data detection
processing unit 15 in the configuration illustrated in FIG. 1 will
be described with reference to FIG. 4.
[0221] As described above, the detection signals corresponding to
the respective regions which are reproduced from the optical disc
10 by the optical pickup 11 are supplied to the matrix circuit 14
and converted into the reproduction information signals of a
plurality of channels corresponding to the respective regions.
[0222] As illustrated in FIG. 4, the data detection processing unit
15 includes an A/D converter 61 to which the reproduction
information signals supplied from the matrix circuit 14 are
supplied.
[0223] Further, FIG. 4 illustrates a configuration example of the
data detection processing unit 15 that receives the five signals A
to E obtained by using the split region compatible five-signal
output type photo detector 56 illustrated in FIG. 3 and generates
the reproduction signals.
[0224] A clock for the A/D converter 61 is formed by a PLL 62. The
reproduction information signals supplied from the matrix circuit
14 are converted into digital data by the A/D converter 61.
[0225] The reproduction information signals of the five channels
obtained by digitizing the signals A to E are indicated by Sa to
Se.
[0226] A signals obtained by adding the reproduction information
signals Sa to Se by an addition circuit 67 is supplied to the PLL
62.
[0227] Further, the signals A to E are the following electric
signals corresponding to the amount of received light of the
regions described above with reference to FIG. 3.
[0228] the signal A=A1+A2
[0229] the signal B=B
[0230] the signal C=C
[0231] the signal D=D1+D2+D3
[0232] the signal E=E1+E2+E3
[0233] As illustrated in FIG. 4, the data detection processing unit
15 includes a multi-input adaptive equalizer 63, a binary detector
64, a pertial response (PR) convolution unit 65, and an
equalization error calculator 66.
[0234] The multi-input adaptive equalizer 63 performs a PR adaptive
equalization process on the basis of the reproduction information
signals Sa to Se.
[0235] In other words, the reproduction information signals Sa to
Se are output via the adaptive equalizer unit, and an added
equalization signal y0 is equalized to approximate a desired PR
waveform.
[0236] Further, an output of the multi-input adaptive equalizer may
be used as the signal input to the PLL 62. In this case, an initial
coefficient of the multi-input adaptive equalizer is set to a
predetermined value.
[0237] The binary detector 64 is, for example, a Viterbi decoder,
and obtains binary data DT by performing the maximum likelihood
decoding process on the PR equalized equalization signal y0.
[0238] The binary data DT is supplied to the encoding/decoding unit
17 illustrated in FIG. 1, and undergoes a reproduction data
demodulation process.
[0239] For Viterbi decoding, a Viterbi detector constituted by a
plurality of states configured using consecutive bits of a
predetermined length as units and branches indicated by transitions
therebetween is used, and it is configured to detect a desired bit
sequence efficiently from all possible bit sequences.
[0240] Two registers, that is, a register that stores a partial
response sequence which is called a path metric register and
reaches up to each state and a path metric of signal for each state
and a register that stores a flow of a bit sequence which is called
a path memory register and reaches the state are prepared in an
actual circuit.
[0241] Further, a calculation unit that calculates a partial
response sequence which is called a branch metric unit and a path
metric of a signal for each branch is prepared.
[0242] In the Viterbi decoder, it is possible to associate various
bit sequences with each other with a one-to-one relation using one
of paths passing through states.
[0243] Further, the path metric between the partial response
sequence passing through the paths and the actual signal
(reproduction signal) is obtained by sequentially adding the branch
metric in the inter-state transition constituting the path, that
is, the branch.
[0244] Further, selection of a path in which the path metric is
minimized can be implemented by sequentially selecting the paths
with the small path metrics while comparing the magnitudes of the
path metrics of two or less branches reaching each state.
[0245] The selection information is transferred to the path memory
register, and information indicating the path reaching each state
with the bit sequence is stored.
[0246] Since a value of the path memory register converges onto a
bit sequence which eventually minimizes the path metric while being
sequentially updated, the result is output.
[0247] In the PR convolution unit 65, the convolution process of
the binarization result is performed to generate a target signal
Zk.
[0248] Since the target signal Zk is an ideal signal having no
noise since the binary detection result is convoluted.
[0249] For example, in the case of PR (1, 2, 2, 2, 1), a value P of
each channel clock is (1, 2, 2, 2, 1). A constraint length is
5.
[0250] Further, in the case of PR (1, 2, 3, 3, 3, 2, 1), the value
P of each channel clock is (1, 2, 3, 3, 3, 2, 1). The constraint
length is 7.
[0251] In a case where the recording density is increased to the
extent that the capacity exceeds 35 GB when the wavelength .lamda.
of the laser beams is 405 nm, the NA of the objective lens is 0.85,
and the track pitch is constant to be 0.32 .mu.m, if the constraint
length of the partial response is increased from 5 to 7, and the
detection capability is not increased, it is difficult to detect
it.
[0252] The equalization error calculator 66 obtains an equalization
error ek from the equalization signal y0 from the multi-input
adaptive equalizer 63 and the target signal Zk and supplies the
equalization error ek to the multi-input adaptive equalizer 63 for
tap coefficient control.
[0253] As illustrated in FIG. 7, the equalization error calculator
66 includes a subtracter 91 and a coefficient multiplier 92.
[0254] The subtracter 81 subtracts the target signal Zk from the
equalization signal y0.
[0255] The equalization error ek is generated by multiplying the
subtraction result by a predetermined coefficient a through the
coefficient multiplier 82.
[0256] As illustrated in FIG. 5, the multi-input adaptive equalizer
63 includes adaptive equalizer units 71 to 75 and an adder 76.
[0257] The above-described reproduction information signal Sa is
input to the adaptive equalizer unit 71, the reproduction
information signal Sb is input to the adaptive equalizer unit 72,
the reproduction information signal Sc is input to the adaptive
equalizer unit 73, the reproduction information signal Sd is input
to the adaptive equalizer unit 74, and the reproduction information
signal Se is input to the adaptive equalizer unit 75.
[0258] The adaptive equalizer units are installed corresponding to
the number of divided signals A to E obtained from the split
regions.
[0259] Each of the adaptive equalizer units 71 to 75 has a finite
impulse response (FIR) filter tap number, a calculation accuracy
(bit resolution), and a parameter of an update gain of adaptive
operation, and an optimal value is set in each of the adaptive
equalizer units 71 to 75.
[0260] The equalization error ek is supplied to each of the
adaptive equalizer units 71 to 75 as a coefficient control value
for adaptive control.
[0261] Outputs y1 to y5 of the adaptive equalizer units 71 to 75
are added by an adder 76 and output as the equalization signal y0
of the multi-input adaptive equalizer 63.
[0262] The output target of the multi-input adaptive equalizer 63
is an ideal PR waveform in which binary detection result is
convoluted into the partial response (PR).
[0263] The adaptive equalizer unit 71 includes, for example, an FIR
filter illustrated in FIG. 6.
[0264] The adaptive equalizer unit 71 is a filter with (n+1) taps
including delay elements 80-1 to 80-n, coefficient multipliers 81-0
to 81-n, and adder 84.
[0265] The coefficient multipliers 81-0 to 81-n multiply an input x
at each time point by tap coefficients C0 to Cn.
[0266] Outputs of the coefficient multipliers 81-0 to 81-n are
added by an adder 84 and sent out as an output y.
[0267] In order to perform the adaptive equalization process, the
tap coefficients C0 to Cn are controlled. To this end, calculators
82-0 to 82-n that receive the equalization error ek and each tap
input and perform a calculation are installed.
[0268] Further, integrators 83-0 to 83-n that integrate outputs of
the calculators 82-0 to 82-n are installed.
[0269] Each of the calculators 82-0 to 82-n performs, for example,
a calculation of -1.times.ek.times.x.
[0270] The outputs of the calculators 82-0 to 82-n are integrated
by integrators 83-0 to 83-n, and the tap coefficients C0 to Cn of
the coefficient multipliers 81-0 to 81-n are changed and controlled
on the basis of the integration result.
[0271] Further, the integration of the integrators 83-0 to 83-n is
performed to adjust the responsiveness of adaptive coefficient
control.
[0272] The data detection processing unit 15 having the above
configuration reduces unnecessary signals such as the crosstalk and
then decodes the binary data.
[0273] The other adaptive equalizer units 72 to 75 illustrated in
FIG. 5 also have the similar configuration as the adaptive
equalizer unit 71.
[0274] The common equalization error ek is supplied to the adaptive
equalizer units 71 to 75, and the adaptive equalization is
performed.
[0275] In other words, the adaptive equalizer units 71 to 75
performs optimization of the error and the phase distortion of the
input signal frequency components of the reproduction information
signals Sa, Sb, Sc, Sd, and Se, that is, the adaptive PR
equalization.
[0276] In other words, the tap coefficients C0 to Cn are adjusted
in accordance with the calculation result of -1.times.ek.times.x in
the calculators 82-0 to 82-n.
[0277] This means that the tap coefficients C0 to Cn are adjusted
in the direction in which the equalization error is eliminated.
[0278] As described above, the adaptive equalizer units 71 to 75
adaptively control the tap coefficients C0 to Cn in a direction in
which a desired frequency characteristic is obtained using the
equalization error ek.
[0279] The equalization signal y0 of the multi-input adaptive
equalizer 63 obtained by adding the outputs y1, y2, y3, y4, and y5
of the adaptive equalizer units 71 to 75 by the adder 76 is the
signal in which the crosstalk and the like is reduced.
[0280] Further, a specific example of the tap coefficient control
process and the like corresponding to the respective signals A to E
are described in Patent Document 1 (International Publication No.
WO 2016/006157) which is a prior application of the same applicant
as the present applicant. In the configuration of the present
application, a tap coefficient setting process corresponding to
each signal similar to that described in the prior application can
be applied.
[0281] [2. Basic Configuration Example of Crosstalk Cancellation
Process Using Read Signal of Adjacent Track]
[0282] Next, a basic configuration example of the crosstalk
cancellation process using the read signal of the adjacent track
will be described.
[0283] As described above, the optical discs such as the BDs are
required to perform the high-density information recording. One
method of increasing the density of optical discs is a method of
narrowing the track pitch.
[0284] Specifically, for example, the land (L)/groove (G) recording
method of recording data in both the groove track and the land
track is effective.
[0285] However, in such a high-density recording disc, there is a
problem that the crosstalk is highly likely to occur in the data
reproducing process.
[0286] In other words, there is a problem that the crosstalk in
which data of an adjacent track is mixed into readout data of a
current readout track as noise is likely to occur.
[0287] As a technique of removing the crosstalk, there is a
crosstalk cancellation technique to which the read signal of the
adjacent track is applied.
[0288] Further, a configuration example of executing the crosstalk
cancellation using the read signal of the adjacent track is
disclosed in Patent Document 2 (Japanese Patent Application
Laid-Open No. 2015-057753), which is the prior application by the
present applicant.
[0289] A basic configuration example of the crosstalk cancellation
process using the read signal of the adjacent track will be
described below.
[0290] FIG. 8 is a diagram illustrating a configuration example of
an information processing device (a reproducing device) that
performs the crosstalk cancellation using the read signal of the
adjacent track.
[0291] The optical pickup 11 reads data from a disc 10.
[0292] The optical pickup 11 reads track data along a data read
line 100 of disc 10 illustrated in FIG. 8.
[0293] As illustrated in an enlarged track diagram of FIG. 8(1),
three adjacent tracks Tn-1, Tn, and Tn+1 centered on the track Tn
are read along the data read line 100.
[0294] Read data from the disc 10 is input from a photo detector
101 to an AD converter (ADC) 102, converted into a digital signal,
and stored in a memory 103.
[0295] Further, the data stored in the memory 103 is a digital
signal generated on the basis of an analog signal which is a read
signal (RF signal) from the disc 10, for example, a digitized
analog signal of 8 bits (0 to 255).
[0296] The data read along the data read line 100 of the disc 10
illustrated in FIG. 8 is stored in the memory 103.
[0297] If the read data of adjacent regions of three tracks of an
A-B line in the enlarged track diagram of FIG. 8(1) is stored in
the memory 103, the read signals corresponding to the three tracks
of the A-B line are input to a multi-input adaptive equalizer
106.
[0298] Signals S(tn+1) to S(tn-1) illustrated in FIG. 8 correspond
to the read signals of the tracks Tn+1, Tn, and Tn-1.
[0299] Further, it is necessary to perform the data input from the
memory 103 to the multi-input adaptive equalizer 106 in a state in
which the three signals of the A-B line of FIG. 8(1) are
synchronized with one another. This control is performed by a
memory controller 105 on the basis of a rotation synchronization
signal, an address, or the like provided from a system controller
104 to the memory controller 105.
[0300] For example, the multi-input adaptive equalizer 106 has a
configuration similar to that described above with reference to
FIGS. 5 and 6.
[0301] In FIG. 5, the five signals of the split region compatible
five-signal output type detector are input, but in the example
illustrated in FIG. 8, three read signals of the tracks Tn-1 to
Tn+1 are input.
[0302] However, this is a case where a non-split detector is used,
that is, a case where (A) the non-split one-signal output type
detector described with reference to FIG. 2 is used.
[0303] For example, in a case where the split region compatible
five-signal output type detector is used, it is necessary to input
15 (=5.times.3) signals. This example will be described later.
[0304] The multi-input adaptive equalizer 106 includes a plurality
of adaptive equalizer units that receive the three read signals of
the tracks Tn-1 to Tn+1.
[0305] Each adaptive equalizer unit has a configuration similar to
that described above with reference to FIG. 6.
[0306] The read signal S(tn) of the center track Tn which is one
adaptive reproduction target is input to one adaptive equalizer
unit.
[0307] Further, the read signals S(tn-1) and S(tn+1) of the
adjacent tracks Tn-1 and Tn+1 which cause the crosstalk component
are input to each individual adaptive equalizer unit.
[0308] The output of each adaptive equalizer unit is calculated,
the equalization signal, and the binarization process is performed
on the equalization signal to generate the binary data.
[0309] With this process, it is possible to obtain the high-quality
data from which the crosstalk component is removed from the read
signal S(tn) of the track Tn.
[0310] Further, a configuration and a process of the multi-input
adaptive equalizer 106 will be described later with reference to
FIG. 11.
[0311] Using the configuration illustrated in FIG. 8, it is
possible to remove the crosstalk component by inputting the read
signals of the current reproduction track and the adjacent track to
the multi-input adaptive equalizer 106.
[0312] However, in the configuration illustrated in FIG. 8, it is
necessary to accumulate the read data along the data read line 100
shown in the disc 10 of FIG. 8, that is, the read data
corresponding to almost two rounds of the disc in the memory
103.
[0313] As described above, the data stored in the memory 103 is a
digital signal generated on the basis of an analog signal which is
the read signal (RF signal) from the disc 10, for example, the
digitalized analog signal of 8 bits (0 to 255), and since the data
amount is large, there is a problem that the memory capacity
required for the memory 103 increases.
[0314] Further, in a case where data is recorded in both the land
(L) and the groove (G), and data reading is executed by an
individual pickup, data corresponding to one round of track may be
stored in the memory as illustrated in FIG. 9.
[0315] In the configuration illustrated in FIG. 9, the read data of
adjacent land tracks Tn-1 (L) and Tn+1 (L) is necessary for the
crosstalk reduction process of the read data of the track Tn (G)
which is a central groove track.
[0316] In the example illustrated in FIG. 9, the land (L) and the
groove (G) are reproduced using an individual pickup, and in this
case, data to be accumulated for the crosstalk reduction of the
read data of the track Tn (G) which is the central groove track is
read data corresponding to one round of track of the land (L).
[0317] Further, G and L illustrated in FIG. 9 indicate a groove and
a land, respectively. The present example is an example using the
disc 10 in which data is recorded in both the groove (G) and the
land (L).
[0318] In the configuration illustrated in FIG. 8, it is necessary
to accumulate track read data corresponding to almost two rounds in
the memory. Further, in the configuration illustrated in FIG. 9, it
is necessary to store the track read data corresponding to almost
one round in the memory. As a configuration for solving such a
problem, a configuration illustrated in FIG. 10 is provided.
[0319] The example illustrated in FIG. 10 is a configuration in
which a pickup 11 irradiates each of three adjacent tracks with
spot light at a time, and reflected light from the respective
tracks are detected through three photo detectors 101a to 101c.
[0320] Further, as illustrated in FIG. 10, a configuration in which
three spot lights are irradiated, and detection light from each
spot light is detected by an individual photodetector is described,
for example, in Patent Document 4 (Japanese Patent Application No.
4184585).
[0321] However, if the positions of the spot lights irradiated to
the three adjacent tracks are arranged in the half radial direction
of the disc, interference or the like based on overlapping of the
spot lights or the like occurs, and noise increases, and thus it is
necessary to set the respective spot lights at non-overlapping
positions, and the three spot lights are set at positions at which
the spot lights deviate from one another in the track
direction.
[0322] In the configuration illustrated in FIG. 10, the read data
from the disc 10, that is, the read data from the three adjacent
tracks Tn-1, Tn, and Tn+1 are input from photo detector 101a to
101c to AD converters (ADCs) 102a to 102c, converted into digital
signals, and stored in the memory 103.
[0323] Further, in this case, the data stored in the memory 103 is
a digital signal generated on the basis of an analog signal which
is the read signal (RF signal) from the disc 10, for example, a
digitized analog signal of 8 bits (0 to 255).
[0324] The data read from the three adjacent tracks are stored in
the memory 103.
[0325] The read data deviates in the track direction.
[0326] As described above, it is necessary to input the data of the
three adjacent tracks with no deviation in the track direction to
the multi-input adaptive equalizer 106.
[0327] Therefore, it is necessary to store the data of the three
adjacent tracks with no deviation in the track direction in the
memory 103, and it is necessary to store the data corresponding to
the three tracks in a section corresponding to the deviation of the
three spot lights irradiated to the three tracks in the track
direction.
[0328] If the read data of the adjacent regions of the three tracks
of the A-B line of the enlarged track diagram of FIG. 8(1)
described above is stored in the memory 103, the read signals
corresponding to the three tracks of the A-B line are stored in the
multi-input adaptive equalizer 106.
[0329] In FIG. 10, the signals S(tn+1) to S(tn-1) correspond to the
read signals of the tracks Tn+1, Tn, and Tn-1, respectively,
similarly to FIG. 8.
[0330] Further, it is necessary to perform the data input from the
memory 103 to the multi-input adaptive equalizer 106 in a state in
which the signals of the three tracks at the nearest positions,
that is, the three signals of the A-B line in FIG. 8(1) described
above are synchronized with one another. This control is performed
by a memory controller 105 on the basis of a rotation
synchronization signal, an address, or the like provided from a
system controller 104 to the memory controller 105.
[0331] In FIG. 10, the memory 103 also stores it is necessary to
store the signals read from the three adjacent tracks, that is, the
digital signal generated on the basis of an analog signal which is
the read signal (RF signal) from the disc 10, for example, a
digitized analog signal of 8 bits (0 to 255) in the memory 103, and
thus there is a problem in that a necessary memory capacity
increases.
[0332] Further, in the configuration illustrated in FIG. 10,
circuits for processing the signals from the three adjacent tracks
in parallel, for example, ADCs which correspond in number to the
read data are required, and thus there arises a problem in that the
circuit configuration is complicated.
[0333] A specific configuration example and a process example of
the multi-input adaptive equalizer 106 in the configuration
described above with reference to FIGS. 8 and 10 will be described
with reference to FIG. 11.
[0334] The multi-input adaptive equalizer 106 includes adaptive
equalizer units 111, 112, and 113 and an adder 114.
[0335] The reproduction signal S(tn+1) corresponding to the track
Tn+1 is input to the adaptive equalizer unit 111.
[0336] The reproduction signal S (tn) corresponding to the track Tn
is input to the adaptive equalizer unit 112.
[0337] The reproduction signal S(tn-1) corresponding to the track
Tn-1 is input to the adaptive equalizer unit 113.
[0338] Each of the adaptive equalizer units 111, 112, and 113 has
an FIR filter tap number, a calculation accuracy (bit resolution),
and a parameter of an update gain of adaptive operation, and an
optimal value is set in each of the adaptive equalizer units 111,
112, and 113.
[0339] The equalization error ek is supplied to each of the
adaptive equalizer units 111, 112, and 113 as a coefficient control
value for adaptive control.
[0340] Outputs y1 to y3 of the adaptive equalizer units 111, 112,
and 113 are added by an adder 114 and output as the equalization
signal y0 of the multi-input adaptive equalizer 106.
[0341] The output target of the multi-input adaptive equalizer 106
is an ideal PR waveform in which binary detection result is
convoluted into the partial response (PR).
[0342] Each of the adaptive equalizer units 111, 112, and 113 is
constituted by, for example, the FIR filter illustrated in FIG.
6.
[0343] In other words, each of the adaptive equalizer units 111,
112, and 113 is a filter with (n+1) taps including delay elements
80-1 to 80-n, coefficient multipliers 81-0 to 81-n, and an adder
84.
[0344] The coefficient multipliers 81-0 to 81-n multiply an input x
at each time point by tap coefficients C0 to Cn.
[0345] Outputs of the coefficient multipliers 81-0 to 81-n are
added by an adder 84 and sent out as an output y.
[0346] In order to perform the adaptive equalization process, the
tap coefficients C0 to Cn are controlled. To this end, calculators
82-0 to 82-n that receive the equalization error ek and each tap
input and perform a calculation are installed. Further, integrators
83-0 to 83-n that integrate outputs of the calculators 82-0 to 82-n
are installed.
[0347] Each of the calculators 82-0 to 82-n performs, for example,
a calculation of -1.times.ek.times.x. The outputs of the
calculators 82-0 to 82-n are integrated by integrators 83-0 to
83-n, and the tap coefficients C0 to Cn of the coefficient
multipliers 81-0 to 81-n are changed and controlled on the basis of
the integration result. Further, the integration of the integrators
83-0 to 83-n is performed to adjust the responsiveness of adaptive
coefficient control.
[0348] By using the above configuration, the crosstalk cancellation
is performed, and then the binary data is decoded.
[0349] Each of the adaptive equalizer units 111, 112, and 113 has
the configuration illustrated in FIG. 6, and is supplied with the
same equalization error ek and performs the adaptive
equalization.
[0350] First, the adaptive equalizer unit 112 to which the
reproduction information signal S(tn) of the track to be processed
is inputted performs optimization of the error and the phase
distortion of the input signal frequency component of the
reproduction information signal S(tn), that is, the adaptive PR
equalization. This is identical to the function of the normal
adaptive equalizer.
[0351] In other words, the tap coefficients C0 to Cn are adjusted
in accordance with the calculation result of -1.times.ek.times.x in
each of the calculators 82-0 to 82-n illustrated in FIG. 6, and the
tap coefficients C0 to Cn are adjusted in the direction in which
the equalization error is eliminated.
[0352] On the other hand, in the other two adaptive equalizer units
111 and 113, the output target is not related to the reproduction
information signals S(tn+1) and S(tn-1) of the near tracks. Thus,
the adaptive equalizer units 111 and 113 perform the calculation of
cancelling the correlation component, that is, the crosstalk
component.
[0353] In other words, in the case of the adaptive equalizer units
111 and 113, the tap coefficients C0 to Cn are adjusted in
accordance with the calculation result of -1.times.ek.times.x in
each of the calculator 82-0 to 82-n, and the tap coefficients C0 to
Cn are adjusted so that the frequency characteristic is obtained in
the direction in which the crosstalk component is eliminated in the
addition result of the adder 114 of FIG. 11.
[0354] As described above, the adaptive equalizer unit 112
adaptively controls the tap coefficients C0 to Cn in the direction
in which the desired frequency characteristic is obtained using the
equalization error ek, while the adaptive equalizer units 111 and
113 automatically the tap coefficients C0 to Cn in the direction in
which the frequency characteristic for the crosstalk cancellation
is similarly obtained using the equalization error ek. Accordingly,
the equalization signal y0 of the multi-input adaptive equalizer
106 obtained by adding the outputs y1, y2, and y3 of the adaptive
equalizer units 111, 112, and 113 by the adder 114 is a signal in
which the crosstalk is canceled.
[0355] The configuration example of the reproducing device
described with reference to FIGS. 8 and 10 is a configuration
example in which the read signal of each track is one signal, that
is, "(A) the non-split one-signal output type" photo detector
described above with reference to FIG. 2 is used.
[0356] For example, in a case where the photo detector to be used
is "(B) the three-signal output type" or "(C) the five-signal
output type" illustrated in FIG. 2, the read signals from the
respective tracks are three signals or five signals.
[0357] With the increase in the number of read signals, a data
storage memory for input timing adjustment to the multi-input
adaptive equalizer, that is, data to be stored in the memory 103
illustrated in FIGS. 8 and 10 is increased three times or five
times.
[0358] FIG. 12 illustrates a configuration example of an
information processing device (a reproducing device) that executes
the crosstalk cancellation by applying the read data of the
adjacent track using "(C) the five-signal output type" photo
detector illustrated in FIG. 2.
[0359] The optical pickup 11 illustrated in FIG. 12 has the
five-signal output type photo detector 101 described above with
reference to FIGS. 2 and 3.
[0360] In other words, as described above with reference to FIG. 3,
the following signals A to E are output in accordance with the
amount of received light in the respective split regions (A1, A2,
B, C, D1 to D3, and E1 to E3).
[0361] the signal A=A1+A2
[0362] the signal B=B
[0363] the signal C=C
[0364] the signal D=D1+D2+D3
[0365] the signal E=E1+E2+E3
[0366] The five signals are output from the photo detector 101.
[0367] Further, as described above, a signal including addition
signals of a plurality of regions may be configured to generate a
signal by multiplying by a weight coefficient of a preset region
unit.
[0368] For example, an output signal may be generated by
multiplying the following weight coefficients p and q:
A=p*A1+q*A2
[0369] The pickup 11 performs the data reading process from the
three adjacent tracks on the disc 10, and inputs the read data to
the ADC 102, and the read data is converted into digital data and
stored in the memory 103.
[0370] Further, the data reading process from the three adjacent
tracks is executed in accordance with any one of the processes
described above with reference to FIGS. 8 and 10. In other words,
the data reading process is executed by any one of the following
processes (a) and (b):
[0371] (a) the data reading processing corresponding to two rounds
of track as described with reference to FIG. 8; and
[0372] (b) the process in which a plurality of spot lights are
irradiated, and readable pickup is applied as described with
reference to FIG. 10.
[0373] In the configuration illustrated in FIG. 12, the read data
from the disc 10, that is, the read data from the three adjacent
tracks Tn-1, Tn, and Tn+1 are input from photo detector 101a to
101c to AD converters (ADCs) 102a to 102c, converted into digital
signals, and stored in the memory 103.
[0374] Each of the photo detectors 101a to 101c outputs the five
signals A to E in parallel.
[0375] Each of the AD converters (ADCs) 102a to 102c is constituted
by five ADCs. In other words, a total of 15 ADCs operate in
parallel, and digital signals generated by the 15 ADCs are stored
in the memory 103.
[0376] The data stored in the memory 103 is a digital signal
generated on the basis of an analog signal which is the read signal
(RF signal) from the disc 10, for example, a digitized analog
signal of 8 bits (0 to 255).
[0377] The data read from the three adjacent tracks are stored in
the memory 103.
[0378] The five digitized analog signals of 8 bits (0 to 255) are
output from one photo detector, and a total of 15 8-bit signals
corresponding to the three tracks are stored in the memory 103.
[0379] The data stored in the memory 103 differs depending on which
of the following processes (a) and (b) is performed:
[0380] (a) the data reading processing corresponding to two rounds
of track as described with reference to FIG. 8; and
[0381] (b) the process in which a plurality of spot lights are
irradiated, and readable pickup is applied as described with
reference to FIG. 10.
[0382] The data stored in the memory 103 differs depending on which
of the above processes (a) and (b) is performed.
[0383] However, in both cases, it is necessary to store the data of
5 times in the memory 103 as compared with a case where the
non-split photo detector described above with reference to FIG. 8
and FIG. 10 is used.
[0384] If the read data corresponding to the three tracks is stored
in the memory 103, the read signals corresponding to the three
tracks are input to a multi-input adaptive equalizer set 120.
[0385] Further, it is necessary to perform the data input from the
memory 103 to the multi-input adaptive equalizer set 120 in a state
in which the signals of the three tracks at the nearest positions,
that is, the three signals of the A-B line in FIG. 8(1) described
above are synchronized with one another. This control is performed
by a memory controller 105 on the basis of a rotation
synchronization signal, an address, or the like provided from a
system controller 104 to the memory controller 105.
[0386] As illustrated in FIG. 13, the multi-input adaptive
equalizer set 120 includes three multi-input adaptive equalizers
121 to 123 to which the read signals (the five signals A to E) of
the three tracks are input and an adder 124.
[0387] As illustrated in FIG. 14, each of the multi-input adaptive
equalizers 121 to 123 includes five adaptive equalizer units 131 to
135 for inputting the reproduction signals Sa to Se based on the
five signals A to E output from the split region compatible
five-signal output type photo detector, and an adder 136.
[0388] Each of adaptive equalizer units 131 to 135 includes an FIR
filter described above with reference to FIG. 6.
[0389] In other words, the multi-input adaptive equalizer set 120
illustrated in FIGS. 12 and 13 includes 15 (=3.times.5) FIR filters
described with reference to FIG. 6.
[0390] As described with reference to FIGS. 12 to 14, if the
crosstalk cancellation using the read signal of the adjacent track
is tried to be executed using the split type photo detector such as
the split region compatible five-signal output type photo detector,
the following problems occur:
[0391] (a) a circuit configuration of the multi-input adaptive
equalization equalizer is increased;
[0392] (b) a memory capacity required for a memory required for the
synchronization process of input data to the multi-input adaptive
equalization equalizer is increased; and
[0393] (c) A data processing circuit such as an ADC for an output
signal of the photo detector increases in accordance with the
number of processed signals, and the circuit size increases.
[0394] A configuration of solving such a problem will be described
below.
[0395] [3. Configuration and Process of Executing Crosstalk
Cancellation Using Binary Reproduction Signal (Binary Data) of
Adjacent Track]
[0396] A configuration and a process of the information processing
device that executes the crosstalk cancellation using the binary
reproduction signal (binary data) of the adjacent track will be
described below.
[0397] [3-1. Example in which Reproduction Signals of Two Adjacent
Tracks on Both Sides are Applied]
[0398] FIG. 15 is a diagram illustrating an overview of a
configuration and a process of an information processing device
that executes the crosstalk cancellation using the binary
reproduction signal (binary data) of the adjacent track.
[0399] In FIG. 15, the optical pickup 11 includes a five-signal
output type photo detector 201 as illustrated in FIG. 15(1).
[0400] Further, in the following description, an example in which
the five-signal output type photo detector 201 is applied will be
described as a representative example, but the process of the
present disclosure can be applied even in a configuration in which
photo detectors having various signal output numbers such as the
one-signal output type or the three-signal output type other than
the five-signal output type are used.
[0401] The optical pickup 11 reads the record data of the current
reproduction track (Tn), that is, the center track (Tn) of the
three adjacent tracks (Tn-1, Tn, and Tn+1) illustrated in an
enlarged track diagram of FIG. 15(2). The photo detector 201 of the
optical pickup 11 inputs read signals [R(tn)A to R(tn)E] including
the five signals to an ADC 202.
[0402] The ADC 202 performs the digital conversion of the five read
signals and inputs the signals S(tn)A to S(tn)E to the multi-input
adaptive equalizer 205.
[0403] The input signals are digitized analog signals (for example,
8 bits (0 to 255)) obtained by digitizing the read signal (RF
signal) from the disc 10.
[0404] On the other hand, for the adjacent tracks (Tn-1 and Tn+1)
of the current reproduction track (Tn), the last reproduction
signal, that is, a binary signal or binary data having any one of 1
and 0 corresponding to a mark (pit) recorded in the disc is input
from an adjacent track reproduction binary signal supply unit 203
to a multi-input adaptive equalizer 205 via a memory 204.
[0405] A signal D(tn-1) illustrated in FIG. 15 is the reproduction
binary signal (binary data) of the track Tn-1, and a signal D(tn+1)
is the reproduction binary signal (binary data) of the track
Tn+1.
[0406] The signals supplied by the adjacent track reproduction
binary signal supply unit 203 is the last reproduction signals of
the adjacent tracks (Tn-1 and Tn+1) of the current reproduction
track (Tn), that is, a binary signal or binary data having any one
of 1 and 0 corresponding to a mark (pit) recorded in the disc.
[0407] This binary signal (binary data) is stored in the memory
204, and the binary data which is the reproduction binary signals
of the two adjacent tracks (Tn-1 and Tn+1) on both sides of the
reading track (Tn) at the nearest positions is input from the
memory 204 to the multi-input adaptive equalizer 205.
[0408] Further, the reproduction signal (binary data) of the
adjacent track input from the memory 204 to the multi-input
adaptive equalizer 205 is preferably data at the nearest position
of the current reading track (Tn) input via the ADC 202, that is,
data at the position along the radial direction of the disc.
[0409] In other words, it is necessary to synchronize and input the
signals of the A-B line illustrated in the enlarged track diagram
of FIG. 15(2). The A-B line corresponds to the lines in the radial
direction of the disc.
[0410] Although not illustrated in FIG. 15, the synchronization
input control is performed by the memory controller on the basis of
the rotation synchronization signal, the address, or the like
provided from the system controller to the memory controller as
described above with reference to FIG. 8 or the like.
[0411] In the configuration illustrated in FIG. 15, the
reproduction binary signals (binary data) of the adjacent tracks
(Tn-1 and Tn+1) of the current reproduction track (Tn) are stored
in the memory 204.
[0412] In the configuration described above with reference to FIGS.
8, 10, 12, and 13, it is necessary to store the digitized analog
signal (for example, 8 bits (0 to 255)) obtained by digitizing the
read signal (RF signal) by the optical pickup 11 in the memory 103,
and a large memory capacity is necessary to store the data.
[0413] On the other hand, in the configuration illustrated in FIG.
15, since the reproduction binary signals (binary data) of the
adjacent tracks (Tn-1 and Tn+1) of the current reproduction track
(Tn) are in the memory 204, the necessary memory capacity is
significantly reduced.
[0414] Further, in the configuration illustrated in FIG. 15, the
ADC installed in at stage before the multi-input adaptive equalizer
205 is only the ADC for the read signal R(tn) A to E of the current
reproduction track (Tn), and it is possible to reduce the number of
necessary ADCs as compared with the configuration described with
reference to FIG. 13.
[0415] Further, a configuration in which the data amount is further
reduced by executing a compression process according to a
predetermined algorithm on the reproduction binary signal (binary
data) stored in the memory 204 before the reproduction binary
signal (binary data) stored in the memory 204 is stored in the
memory 204. In this case, however, it is necessary to execute a
decompression process on compressed data as a process before the
data is output from the memory 204 to the multi-input adaptive
equalizer 205.
[0416] In the configuration of the present disclosure, the adjacent
track reproduction binary signal supply unit 203 supplies the last
reproduction signals of the adjacent tracks (Tn-1 and Tn+1) of the
current reproduction track (Tn), that is, a binary signal or binary
data having any one of 1 and 0 corresponding to a mark (pit)
recorded in the disc to the memory.
[0417] The adjacent track reproduction binary signal supply unit
203 can have various configurations. As one of the configurations,
it is possible to apply a configuration of executing a conventional
type reproduction signal generation process, for example, a
reproduction signal generation configuration similar to that
described with reference to FIG. 4 without change.
[0418] Alternatively, it is also possible to reuse the reproduction
signal obtained by applying the configuration illustrated in FIG.
15 for the next reproduction track.
[0419] Alternatively, for example, in a case where the recording
signal for the disc 10 is known, the recording signal may be used
without change.
[0420] The process examples will be described later.
[0421] FIG. 16 is a diagram illustrating a configuration of the
multi-input adaptive equalizer 205.
[0422] As illustrated in FIG. 16, the multi-input adaptive
equalizer 205 includes adaptive equalizer units 211 to 217 and an
adder 218.
[0423] The read signals of the current reproduction track (Tn),
that is, the five signals (StnA to StnE) obtained through the
five-signal output type pickup are input to the adaptive equalizer
units 211 to 215, respectively.
[0424] Further, the reproduction binary signals (binary data)
(D(tn-1) and D(tn+1)) of the adjacent tracks are input from the
memory 204 to the adaptive equalizer units 216 to 217.
[0425] The multi-input adaptive equalizer 205 performs the PR
adaptive equalization process on the basis of the input
signals.
[0426] Each of the adaptive equalizer units 211 to 217 is
constituted by an FIR filter similar to that in FIG. 6 described
above.
[0427] Each of the adaptive equalizer units 211 and 217 has an FIR
filter tap number, a calculation accuracy (bit resolution), and a
parameter of an update gain of adaptive operation, and an optimal
value is set in each of the adaptive equalizer units 211 and
217.
[0428] The equalization error ek is supplied to each of the
adaptive equalizer units 211 and 217 as a coefficient control value
for adaptive control.
[0429] Outputs y1 to y7 of the adaptive equalizer units 211 to 217
are added by the adder 218 and output as an equalization signal y0
of a multi-input adaptive equalizer 206.
[0430] The output target of the multi-input adaptive equalizer 206
is an ideal PR waveform in which binary detection result is
convoluted into the partial response (PR).
[0431] Each of the adaptive equalizer units 211 to 217 is
constituted by, for example, the FIR filters illustrated in FIG.
6.
[0432] In other words, each of the adaptive equalizer unit 211 to
217 is a filter with (n+1) taps including delay elements 80-1 to
80-n, coefficient multipliers 81-0 to 81-n, and an adder 84 similar
to those illustrated in FIG. 6.
[0433] The coefficient multipliers 81-0 to 81-n multiply an input x
at each time point by tap coefficients C0 to Cn.
[0434] Outputs of the coefficient multipliers 81-0 to 81-n are
added by an adder 84 and sent out as an output y.
[0435] In order to perform the adaptive equalization process, the
tap coefficients C0 to Cn are controlled. To this end, calculators
82-0 to 82-n that receive the equalization error ek and each tap
input and perform a calculation are installed. Further, integrators
83-0 to 83-n that integrate outputs of the calculators 82-0 to 82-n
are installed.
[0436] Each of the calculators 82-0 to 82-n performs, for example,
a calculation of -1.times.ek.times.x. The outputs of the
calculators 82-0 to 82-n are integrated by integrators 83-0 to
83-n, and the tap coefficients C0 to Cn of the coefficient
multipliers 81-0 to 81-n are changed and controlled on the basis of
the integration result. Further, the integration of the integrators
83-0 to 83-n is performed to adjust the responsiveness of adaptive
coefficient control.
[0437] By using the above configuration, the crosstalk cancellation
is performed, and then the binary data is decoded.
[0438] Each of the adaptive equalizer units 211 to 217 has the
configuration illustrated in FIG. 6, and is supplied with the same
equalization error ek and performs the adaptive equalization. The
adaptive equalizer units 211 to 215 to which the signals StnA to
StnE of the track (Tn) of the reproduction target are input perform
optimization of the error and the phase distortion of the input
signal frequency component of the reproduction signal, that is, the
adaptive PR equalization. This is identical to the function of the
normal adaptive equalizer.
[0439] In other words, the tap coefficients C0 to Cn are adjusted
in accordance with the calculation result of -1.times.ek.times.x in
each of the calculators 82-0 to 82-n illustrated in FIG. 6, and the
tap coefficients C0 to Cn are adjusted in the direction in which
the equalization error is eliminated.
[0440] On the other hand, in the other two adaptive equalizer units
216 and 217, the output target is not related to the reproduction
signals of the adjacent tracks. From this fact, in the adaptive
equalizer units 216 and 217 perform the calculation of cancelling
the correlation component, that is, the crosstalk component.
[0441] In other words, in the case of adaptive equalizer units 216
and 217, the tap coefficients C0 to Cn are adjusted in accordance
with the calculation result of -1.times.ek.times.x in each of the
calculator 82-0 to 82-n, and the tap coefficients C0 to Cn are
adjusted so that the frequency characteristic is obtained in the
direction in which the crosstalk component is eliminated in the
addition result of the adder 218 of FIG. 16.
[0442] In this manner, the adaptive equalizer units 211 to 215
adaptively controls the tap coefficients C0 to Cn in the direction
in which the desired frequency characteristic is obtained using the
equalization error ek, while the adaptive equalizer units 216 and
217 automatically control the tap coefficients C0 to Cn in the
direction in which the frequency characteristic for the crosstalk
cancellation is similarly obtained using the equalization error ek.
Accordingly, the equalization signal y0 of the multi-input adaptive
equalizer 206 obtained by adding the outputs y1 to y7 of the
adaptive equalizer units 211 to 217 by the adder 218 is a signal in
which the crosstalk is canceled.
[0443] Further, in the adaptive equalizer units 211 to 215 to which
the read signals of the current reproduction track (Tn), that is,
the five signals (StnA to StnE) obtained through the five-signal
output type pickup are input, the control process for the tap
coefficients according to the characteristics of the five signals
(StnA to StnE) is performed. A specific example of this process is
described in Patent Document 1 (International Publication No.
WO2016/006157) which is a prior application of the same applicant
as the present applicant. In the configuration of the present
application, a tap coefficient setting process corresponding to
each signal similar to that described in the prior application can
be applied.
[0444] [3-2. Example in which Reproduction Signal of One Adjacent
Track is Applied]
[0445] The example described with reference to FIGS. 15 and 16 is
the process example of executing the crosstalk cancellation using
the reproduction binary signals (binary data) of the adjacent
tracks (Tn-1 and Tn+1) on both sides of the current reproduction
track (Tn).
[0446] However, it may be difficult to acquire in advance the
reproduction signals on both sides of the reproduction target
signal, depending on the configuration of the pickup or the
reproduction sequence setting condition.
[0447] The example to be described below is a process example of
applying the reproduction signal of only one adjacent track instead
of the two tracks on both sides of the current reproduction track
(Tn).
[0448] FIG. 17 illustrates an overview of a configuration and a
process of an information processing device that executes the
crosstalk cancellation using the binary reproduction signal (binary
data) of one adjacent track (Tn-1) adjacent to the current
reproduction track (Tn).
[0449] In FIG. 17, the optical pickup 11 includes a five-signal
output type photo detector 201 as illustrated in FIG. 17(1).
[0450] Further, as described above, the process of the present
disclosure can also be applied even in a configuration in which
photo detectors having various signal output numbers such as the
one-signal output type or the three-signal output type other than
the five-signal output type are used.
[0451] The optical pickup 11 reads the record data of the current
reproduction track (Tn), that is, the record data of one track (Tn)
of the two adjacent tracks (Tn-1 and Tn) illustrated in an enlarged
track diagram of FIG. 17(2). The photo detector 201 of the optical
pickup 11 inputs the read signals [R(tn)A to R(tn)E] including the
five signals to the ADC 202.
[0452] The ADC 202 performs the digital conversion of the five read
signals and inputs the signals S(tn)A to S(tn)E to the multi-input
adaptive equalizer 205.
[0453] The input signals are digitized analog signals (for example,
8 bits (0 to 255)) obtained by digitizing the read signal (RF
signal) from the disc 10.
[0454] On the other hand, for one adjacent track (Tn-1) of the
current reproduction track (Tn), the last reproduction signal, that
is, a binary signal or binary data having any one of 1 and 0
corresponding to a mark (pit) recorded in the disc is input from an
adjacent track reproduction binary signal supply unit 203 to a
multi-input adaptive equalizer 205 via a memory 204.
[0455] A signal D(tn-1) illustrated in FIG. 15 is the reproduction
binary signal (binary data) of the track Tn-1.
[0456] The signals supplied by the adjacent track reproduction
binary signal supply unit 203 is the last reproduction signal of
the adjacent track (Tn-1) of the current reproduction track (Tn),
that is, a binary signal or binary data having any one of 1 and 0
corresponding to a mark (pit) recorded in the disc.
[0457] This binary signal (binary data) is stored in the memory
204, and the binary data which is the reproduction binary signal of
one adjacent track (Tn-1) of the reading track (Tn) at the nearest
positions is input from the memory 204 to the multi-input adaptive
equalizer 205.
[0458] Further, the reproduction signal (binary data) of the
adjacent track input from the memory 204 to the multi-input
adaptive equalizer 205 is preferably data at the nearest position
of the current reading track (Tn) input via the ADC 202, that is,
data at the position along the radial direction of the disc.
[0459] In other words, it is necessary to synchronize and input the
signals of the A-B line illustrated in the enlarged track diagram
of FIG. 17(2). The A-B line corresponds to the lines in the radial
direction of the disc.
[0460] Although not illustrated in FIG. 17, the synchronization
input control is performed by the memory controller on the basis of
the rotation synchronization signal, the address, or the like
provided from the system controller to the memory controller as
described above with reference to FIG. 8 or the like.
[0461] In the configuration illustrated in FIG. 17, the
reproduction binary signal (binary data) of the adjacent track
(Tn-1) of the current reproduction track (Tn) is stored in the
memory 204.
[0462] In the present example, the memory capacity required for the
memory 204 is significantly reduced, similarly to that described
above with reference to FIG. 15 as compared with the memories 103
described above with reference to FIG. 8, FIG. 10, FIG. 12, and
FIG. 13. Further, it is possible to reduce the number of necessary
ADCs.
[0463] Further, a configuration in which the data amount is further
reduced by executing a compression process according to a
predetermined algorithm on the reproduction binary signal (binary
data) stored in the memory 204 before the reproduction binary
signal (binary data) stored in the memory 204 is stored in the
memory 204. In this case, however, it is necessary to execute a
decompression process on compressed data as a process before the
data is output from the memory 204 to the multi-input adaptive
equalizer 205.
[0464] As described above, In the configuration of the present
disclosure, the adjacent track reproduction binary signal supply
unit 203 supplies the last reproduction signal of one adjacent
track (Tn-1) of the current reproduction track (Tn), that is, a
binary signal or binary data having any one of 1 and 0
corresponding to a mark (pit) recorded in the disc to the
memory.
[0465] Further, the adjacent track reproduction binary signal
supply unit 203 can have various configurations.
[0466] FIG. 18 is a diagram illustrating a configuration of the
multi-input adaptive equalizer 205.
[0467] As illustrated in FIG. 18, the multi-input adaptive
equalizer 205 has adaptive equalizer units 211 to 216 and an adder
218.
[0468] A configuration of the multi-input adaptive equalizer 205
illustrated in FIG. 18 corresponds to a configuration in which the
adaptive equalizer unit 217 is deleted from the multi-input
adaptive equalizer 205 of FIG. 16 described above.
[0469] In this configuration, only the adaptive equalizer unit 216
receives the reproduction signal of one adjacent track (Tn-1) which
is not the current reproduction track (Tn).
[0470] The adaptive equalizer units 211 to 215 adaptively controls
the tap coefficients C0 to Cn in the direction in which the desired
frequency characteristic is obtained using the equalization error
ek.
[0471] On the other hand, the adaptive equalizer unit 216
automatically controls the tap coefficients C0 to Cn in the
direction in which the frequency characteristic for the crosstalk
cancellation is similarly obtained using the equalization error ek.
Accordingly, the equalization signal y0 of the multi-input adaptive
equalizer 206 obtained by adding the outputs y1 to y6 of the
adaptive equalizer units 211 to 216 by the adder 218 is a signal in
which the crosstalk is canceled.
[0472] Further, in the adaptive equalizer units 211 to 215 to which
the read signals of the current reproduction track (Tn), that is,
the five signals (StnA to StnE) obtained through the five-signal
output type pickup are input, the control process for the tap
coefficients according to the characteristics of the five signals
(StnA to StnE) is performed. A specific example of this process is
described in Patent Document 1 (International Publication No.
WO2016/006157) which is a prior application of the same applicant
as the present applicant as described above. In the configuration
of the present application, a tap coefficient setting process
corresponding to each signal similar to that described in the prior
application can be applied.
[0473] [3-3. Specific Configuration Example of Adjacent Track
Reproduction Binary Signal Supply Unit in Example in which
Reproduction Signal of One Adjacent Track is Applied and
Configuration Example of Information Processing Device]
[0474] Next, a specific configuration example of the adjacent track
reproduction binary signal supply unit 203 illustrated in the
configuration of FIGS. 15 and 17 and a configuration example of an
information processing device will be described.
[0475] First, a specific configuration example of the adjacent
track reproduction binary signal supply unit and a configuration
example of an information processing device in the example in which
a reproduction signal of one adjacent track is applied will be
described with reference to FIG. 19 and subsequent drawings.
[0476] As described above, the adjacent track reproduction binary
signal supply unit 203 can have various configurations.
[0477] As one of the configurations, it is possible to apply a
configuration of executing a conventional type reproduction signal
generation process, for example, a reproduction signal generation
configuration similar to that described with reference to FIG. 4
without change.
[0478] Alternatively, it is also possible to reuse the reproduction
signal obtained by applying the configuration illustrated in FIG.
15 for the next reproduction track.
[0479] Alternatively, for example, in a case where the recording
signal for the disc 10 is known, the recording signal may be used
without change.
[0480] FIG. 19 is a diagram illustrating one process example in a
configuration in which the adjacent track reproduction binary
signal supply unit 203 generates the reproduction binary signal
(binary data) of one track (Tn-1) adjacent to the current
reproduction track (Tn).
[0481] The example illustrated in FIG. 19 is a process example in
which a reproducing device in which one optical pickup 11 sets one
irradiation spot and performs reproduction is applied.
[0482] The data read by the optical pickup 11 along the data read
line 100 of the disc 10 illustrated in FIG. 19 is supplied to the
adjacent track reproduction binary signal supply unit 203, and a
common reproduction signal (binary data (binary data)) generation
process is executed here.
[0483] In other words, the adjacent track reproduction binary
signal supply unit 203 generates the reproduction signal of the
preceding track region by applying, for example, the reproduction
signal generation signal configuration described above with
reference to FIG. 4 and stores the reproduction signal in the
memory 204.
[0484] An example illustrated in FIG. 20 is a process example in
which a reproducing device includes two optical pickups 11a and 11b
and sets two irradiation spots and performs reproduction is
applied.
[0485] Further, two irradiation lights may be set using one optical
pickup. The optical pickup has a configuration similar to the
optical pickup described above with reference to FIG. 10.
[0486] In an example of the disc 10 illustrated in FIG. 20, the
optical pickup a, 11a acquires the reproduction signal of the
current reproduction track (Tn), and the optical pickup b, 11b
acquires the reproduction signal of the adjacent track (Tn-1).
[0487] In this configuration, the read data from the adjacent track
(Tn-1) corresponding to the offset (deviation) distance between the
two irradiation lights is supplied to the adjacent track
reproduction binary signal supply unit 203 via the optical pickup
b, 11b, and the common reproduction signal (binary data (binary
data)) generation process is here executed.
[0488] Further, FIG. 20 illustrates an example in which the pickup
having the offset (deviation) in the track direction in irradiation
spot light between adjacent tracks is used, but in a case where an
optical pickup capable of irradiating a plurality of spot lights
having no offset is used, a data storage process according to the
offset distance is unnecessary.
[0489] A specific example will be described with reference to FIG.
21.
[0490] An example illustrated in FIG. 21 is a process example in
which a reproducing device includes two optical pickups 11a and 11b
and sets two irradiation spots and performs reproduction is
applied, similarly to the example illustrated in FIG. 20.
[0491] Here, in the example illustrated in FIG. 20, there is an
offset (deviation) in the track direction in the irradiation spot
light between the adjacent tracks, but in the example illustrated
in FIG. 21, there is no offset.
[0492] In a case where there is a shift as illustrated in FIG. 20,
it is necessary to correct data by storing data corresponding to
the shift in memory.
[0493] Further, two irradiation lights may be set using one optical
pickup. The optical pickup has a configuration similar to the
optical pickup described above with reference to FIG. 10.
[0494] In the example illustrated in FIG. 21, the optical pickup a,
11a acquires the reproduction signal of the current reproduction
track (Tn), and the optical pickup b, 11b acquires the reproduction
signal of the adjacent track (Tn-1).
[0495] In this configuration, the read data from the adjacent track
(Tn-1) of the current reproduction track (Tn) is supplied to the
adjacent track reproduction binary signal supply unit 203 via the
optical pickup b, 11b, and here, the common normal reproduction
signal (binary data (binary data)) is generated and input to the
multi-input adaptive equalizer 205 via the memory 204.
[0496] The reproduction signal (binary data (binary data)) of the
adjacent track (Tn-1) generated by the reproduction binary signal
supply unit 203 is stored in the memory 204.
[0497] On the other hand, the read signals [R(tn)A to R(tn)E] of
the current reproduction track (Tn) are input to the ADC 202,
converted into digital data [the digitized analog signals S(tn)A to
S(tn)E (for example, 8 bits (0 to 255)), stored in a memory 230,
and then input from the memory 230 to the multi-input adaptive
equalizer 205.
[0498] Further, the memory 230 and the memory 204 are buffers for
adjustment (delay processing) of an input timing to the multi-input
adaptive equalizer 205 and can have a small memory capacity.
[0499] FIG. 22 is a diagram for describing a configuration example
of an information processing device in the example in which the
reproduction signal of one adjacent track is applied.
[0500] The ADC 202, the adjacent track reproduction binary signal
supply unit 203, the memory 204, and the multi-input adaptive
equalizer 205 illustrated in FIG. 22 are identical to the ADC 202,
the adjacent track reproduction binary signal supply unit 203, the
memory 204, and the multi-input adaptive equalizer 205 illustrated
in FIG. 17.
[0501] A configuration illustrated in FIG. 22 is an example in
which a pickup including a five-signal output type photo detector
as an optical pickup is used, similarly to that described with
reference to FIG. 17.
[0502] Further, as described above, the process of the present
disclosure can also be applied even in a configuration in which
photo detectors having various signal output numbers such as the
one-signal output type or the three-signal output type other than
the five-signal output type are used.
[0503] The five read signals [R(tn)A to R(tn) E] from the current
reproduction track (Tn) are input from the optical pickup to the
ADC 202 illustrated in FIG. 22.
[0504] Further, the ADC 201 illustrated in FIG. 22 may include a
signal processing function such as a high pass filter (HPF) and an
auto gain controller (AGC) in addition to the ADC.
[0505] The ADC 202 performs the digital conversion of the five read
signals and inputs the signals S(tn)A to S(tn)E to the multi-input
adaptive equalizer 205.
[0506] The input signals are digitized analog signals (for example,
8 bits (0 to 255)) obtained by digitizing the read signal (RF
signal) from the disc 10.
[0507] On the other hand, for one adjacent track (Tn-1) of the
current reproduction track (Tn), the last reproduction signal, that
is, a binary signal or binary data having any one of 1 and 0
corresponding to a mark (pit) recorded in the disc is input from an
adjacent track reproduction binary signal supply unit 203 to a
multi-input adaptive equalizer 205 via a memory 204.
[0508] A signal D(tn-1) illustrated in FIG. 22 is the reproduction
binary signal (binary data) of the track Tn-1.
[0509] The signals supplied by the adjacent track reproduction
binary signal supply unit 203 is the last reproduction signal of
the adjacent track (Tn-1) of the current reproduction track (Tn),
that is, a binary signal or binary data having any one of 1 and 0
corresponding to a mark (pit) recorded in the disc.
[0510] This binary signal (binary data) is stored in the memory
204, and the binary data which is the reproduction binary signal of
one adjacent track (Tn-1) of the reading track (Tn) at the nearest
positions is input from the memory 204 to the multi-input adaptive
equalizer 205.
[0511] Further, the reproduction signal (binary data) of the
adjacent track input from the memory 204 to the multi-input
adaptive equalizer 205 is preferably data at the nearest position
of the current reading track (Tn) input via the ADC 202, that is,
data at the position along the radial direction of the disc.
[0512] This synchronization input control is performed by a memory
controller 221 on the basis of the rotation synchronization signal,
the address, or the like provided from a system controller 220 to
the memory controller 221.
[0513] In the configuration illustrated in FIG. 22, the
reproduction binary signal (binary data) of the adjacent track
(Tn-1) of the current reproduction track (Tn) is stored in the
memory 204.
[0514] In the present example, the memory capacity required for the
memory 204 is significantly reduced, similarly to that described
above with reference to FIG. 15, as compared with the memories 103
described above with reference to FIG. 8, FIG. 10, FIG. 12, and
FIG. 13. Further, it is possible to reduce the number of necessary
ADCs.
[0515] The multi-input adaptive equalizer 205 has the configuration
illustrated in FIG. 18 described above.
[0516] The multi-input adaptive equalizer 205 includes adaptive
equalizer units 211 to 216 and adder 218 as illustrated in FIG.
18.
[0517] The adaptive equalizer units 211 to 215 adaptively controls
the tap coefficients C0 to Cn in the direction in which the desired
frequency characteristic is obtained using the equalization error
ek.
[0518] On the other hand, the adaptive equalizer unit 216
automatically controls the tap coefficients C0 to Cn in the
direction in which the frequency characteristic for the crosstalk
cancellation is similarly obtained using the equalization error ek.
Accordingly, the equalization signal y0 of the multi-input adaptive
equalizer 206 obtained by adding the outputs y1 to y6 of the
adaptive equalizer units 211 to 216 by the adder 218 is a signal in
which the crosstalk is canceled.
[0519] The multi-input adaptive equalizer 205 receives the
equalization error (ek (ek)) calculated in a subtracter 253 on the
basis of the target signals generated by a binary detector [a
pertial response maximum likelihood (PRML) decoder] 251 and a PR
convolution unit [PR target signal generating unit]252, executes a
noise component removal process or the like on the basis of the
input thereof, and outputs the generated signal to the binary
detector (PRML decoder) 251, a PLL 254, and the subtracter 253.
[0520] The binary detector (PRML decoder) 251 receives the
equalization signal (y0) input from the multi-input adaptive
equalizer 205, and generates a most probable reproduction signal in
accordance with a maximum likelihood decoding scheme.
[0521] Specifically, for example, the Viterbi decoding scheme is
applied. The Viterbi decoding implements maximum likelihood
decoding of convolutional codes through repetition of simple
processes such as addition, comparison, and selection and a
traceback manipulation of ultimately decoding data. In the Viterbi
decoding, every time coded data (received data sequence)
corresponding to an information bit of one bit is obtained, an
inter-signal distance (metric) of a path of each state at that time
is calculated, and a most probable path is obtained.
[0522] With the decoding process, the reproduction signal is
output.
[0523] Further, a clock signal is input from the PLL 254 that
generates the clock signal on the basis of the output of the
multi-input adaptive equalizer 205 to the binary detector (PRML
decoder) 251, and the reproduction signal is generated and output
under clock control.
[0524] The PLL 254 executes a clock signal generation process
according to a servo signal included in the output of the
multi-input adaptive equalizer 205.
[0525] The clock signal generated by the PLL 254 is also input to
the memory controller 221 and also used for controlling a data
input timing to the multi-input adaptive equalizer 205 of the
adjacent track reproduction signal from the memory 204.
[0526] Further, the reproduction signal generated by the binary
detector (PRML decoder) 251 is input to a PR target generating unit
212.
[0527] The PR convolution unit (PR target signal generating unit)
212 generates a target of a subsequent reproduction signal on the
basis of the reproduction signal generated by the binary detector
(PRML decoder) 251, and inputs it to the subtracter 253.
[0528] The subtracter calculates a difference between the target
signal and the signal generated by the multi-input adaptive
equalizer 205, and feeds the difference back to the multi-input
adaptive equalizer 205 as the equalization error (ek) for the
target.
[0529] The multi-input adaptive equalizer 205 inputs the
equalization error (ek), executes the adaptive equalization
process, and generates an output signal.
[0530] FIG. 23 is a diagram for describing a configuration and a
process of an information processing device (reproducing device) in
a case where the signal (binary data) previously recorded in the
disc 10 is known and stored in a record data storage memory
225.
[0531] The adjacent track reproduction binary signal supply unit
203 fetches the reproduction binary signal of the adjacent track
(Tn-1) of the current reproduction track (Tn) from the record data
storage memory 225 and inputs the reproduction binary signal to the
multi-input adaptive equalizer 205 via the memory 204.
[0532] The remaining components are similar to the components
illustrated in FIG. 22.
[0533] Further, for example, there are cases in which data
recording by a recording pickup is performed on the disc, and data
recording associated with a so-called verification process of
reproducing the recorded track and checking whether or not data
recording is performed normally is performed.
[0534] With this configuration, the record data of the adjacent
track of the current reproduction track is already known, and the
process of applying the configuration illustrated in FIG. 23 is
possible.
[0535] FIG. 24 is a diagram illustrating a configuration example of
an information processing device (reproducing device) to which a
memory 230 for controlling an input timing of the read signal of
the current reproduction track (Tn) to a multi-input adaptive
equalizer 205 is added.
[0536] The remaining components are similar to the components
illustrated in FIG. 22.
[0537] For example, the memory 230 corresponds to the memory 230 in
the configuration described above with reference to FIG. 21.
[0538] The read signals [R(tn)A to R(tn)E] of the current
reproduction track (Tn) are input to the ADC 202, converted into
digital data [the digitized analog signals S(tn)A to S(tn)E (for
example, 8 bits (0 to 255)), stored in a memory 230, and then input
from the memory 230 to the multi-input adaptive equalizer 205.
[0539] Further, the memory 230 and the memory 204 are buffers for
adjustment (delay processing) of an input timing to the multi-input
adaptive equalizer 205 and can have a small memory capacity.
[0540] The signals of the respective tracks input from the memory
230 and the memory 204 to the multi-input adaptive equalizer 205
are preferably data at the position along the radial direction of
the disc.
[0541] This synchronization input control is performed by a memory
controller 221 on the basis of the rotation synchronization signal,
the address, or the like provided from a system controller 220 to
the memory controller 221.
[0542] Further, the reproduction process according to the circuit
configuration illustrated in FIGS. 22 to 24 can be executed, for
example, under control of a reproduction process program stored in
the storage unit of the reproducing device (information processing
device).
[0543] Further, in the above embodiment, the example in which the
reproduction signal of the adjacent track input to the multi-input
adaptive equalizer is the binary signal (binary data) has been
described, but for example, a signal having a data amount of two or
more values such as a ternary signal may be used. Further, the
target signal such as the PR signal generated from the binary
signal (binary data) may be used.
[0544] Further, the example in which for the reproduction signal
from the current reproduction track, in the above embodiment, the
binary detector 251 generates and outputs the binary signal (binary
data) has been described, but a signal having a data amount of two
or more values such as a ternary signal may be output.
[0545] Further, in the configurations illustrated in FIGS. 22 to
24, the output of the photo detector may be input to the matrix
calculation circuit, and the matrix calculation circuit may output
a plurality of signals corresponding to the amount of received
light of the split region unit of the photo detector to be input to
the ADC 202.
[0546] Alternatively, a matrix calculation circuit may be installed
at a stage subsequent to the ADC 202, and the matrix calculation
circuit may generate a plurality of signals according to the amount
of received light of the split region unit of the photo detector to
be input to the other input adaptive equalizer 205.
[0547] Further, the process described in the present embodiment can
be applied to both a configuration in which data is recorded in the
land (L) and the groove (G) of the disc 10, and data of both is
read by one pickup and a configuration in which a plurality of
pickups such as a pickup corresponding to the land (L) and a pickup
corresponding to the groove (G) are used.
[0548] Further, the process described in the present embodiment can
be also applied to a disc in which data is recorded only in one of
the land (L) and the groove (G) and a high-density recording type
discs in which there is no distinction between the land (L) and the
groove (G), and the density between tracks is low.
[0549] [3-4. Specific Configuration Example of Adjacent Track
Reproduction Binary Signal Supply Unit in Example in which
Reproduction Signals of Two Adjacent Tracks are Applied and
Configuration Example of Information Processing Device]
[0550] Next, a specific configuration example of the adjacent track
reproduction binary signal supply unit 203 and a configuration
example of an information processing device in an example in which
the reproduction signals of the two tracks (Tn-1 and Tn+1) on both
sides adjacent to the current reproduction track (Tn) are applied
as illustrated in FIG. 15 described above.
[0551] As described above, the adjacent track reproduction binary
signal supply unit 203 can have various configurations.
[0552] As one of the configurations, it is possible to apply a
configuration of executing a conventional type reproduction signal
generation process, for example, a reproduction signal generation
configuration similar to that described with reference to FIG. 4
without change.
[0553] Alternatively, it is also possible to reuse the reproduction
signal obtained by applying the configuration illustrated in FIG.
15 for the next reproduction track.
[0554] Alternatively, for example, in a case where the recording
signal for the disc 10 is known, the recording signal may be used
without change.
[0555] FIG. 25 is a diagram illustrating one process example in a
configuration in which the adjacent track reproduction binary
signal supply unit 203 generates the reproduction binary signals
(binary data) of the two tracks (Tn-1 and Tn+1) adjacent to the
current reproduction track (Tn).
[0556] The example illustrated in FIG. 25 is a process example in
which a reproducing device in which one optical pickup 11 sets one
irradiation spot and performs reproduction is applied.
[0557] The data read by the optical pickup 11 along the data read
line 100 of the disc 10 illustrated in FIG. 25 is supplied to the
adjacent track reproduction binary signal supply unit 203, and a
common reproduction signal (binary data (binary data) generation
process is executed here.
[0558] In other words, the adjacent track reproduction binary
signal supply unit 203 generates the reproduction signal of the
preceding track region by applying, for example, the reproduction
signal generation signal configuration described above with
reference to FIG. 4 and stores the reproduction signal in the
memory 204.
[0559] Further, in the present example, the adjacent track
reproduction binary signal supply unit 203 generates the
reproduction binary signals of the read data of almost two rounds
of tracks between two of three irradiation spots p, q, and r in
accordance with the data read line 100 of the disc 10 illustrated
in FIG. 25 and stores the reproduction binary signals in the memory
204.
[0560] The irradiation spot of the current reproduction track (Tn)
is indicated by q, the irradiation spot of the adjacent track
(Tn-1) closest to the irradiation spot q is indicated by p, and the
irradiation spot of the adjacent track (Tn+1) closest to the
irradiation spot q is indicated by r.
[0561] The spot position of the reproduction target is q, and in
order to use the reproduction signals of p and r in the
reproduction signal generation process of the spot position q, it
is necessary for the irradiation spot to be moved to the position
of r.
[0562] The read data between q and r is converted into digital data
through the ADC 202 and then stored in the memory 230.
[0563] The read signals [R(tn)A to R(tn)E] of the current
reproduction track (Tn) are input to the ADC 202, converted into
digital data [the digitized analog signals S(tn)A to S(tn)E (for
example, 8 bits (0 to 255)), stored in a memory 230, and then input
from the memory 230 to the multi-input adaptive equalizer 205.
[0564] The memory 230 and the memory 204 are buffers for adjustment
(delay processing) of the input timing to the multi-input adaptive
equalizer 205. The signals of the respective tracks input from the
memory 230 and the memory 204 to the multi-input adaptive equalizer
205 are preferably data at the position along the radial direction
of the disc.
[0565] This synchronization input control is performed by the
memory controller on the basis of the rotation synchronization
signal, the address, or the like provided from the system
controller (not illustrated) to the memory controller.
[0566] The example illustrated in FIG. 26 is a process example in
which a reproducing device includes two optical pickups 11a, 11b,
and 11c and sets three irradiation spots and performs reproduction
is applied.
[0567] Further, three irradiation lights may be set using one
optical pickup. The optical pickup has a configuration similar to
the optical pickup described above with reference to FIG. 10.
[0568] In the example of the disc 10 illustrated in FIG. 26, the
optical pickup a, 11a acquires the reproduction signal of the
adjacent track (Tn+1), the optical pickup b, 11b acquires the
reproduction signal of the current reproduction track (Tn), and the
optical pickup c, 11c acquires the reproduction signal of the
adjacent track (Tn-1).
[0569] In this configuration, at a time t1, an irradiation spot Sq
of the reproduction track (Tn) is set at the reproduction position
of the current reproduction track (Tn) (on the A-B line) as
illustrated in an enlarged track diagram of FIG. 26(1).
[0570] Thereafter, at a time t2, an irradiation spot Sr of the
adjacent track (Tn+1) is set on the AB line.
[0571] Further, an irradiation spot Sp of the other adjacent track
(Tn-1) is set on the A-B line at a time t0 (not illustrated) before
the time t1.
[0572] In order to perform the process of applying the reproduction
signals of the tracks (Tn-1 and Tn+1) on both sides to the
generation process of the reproduction signal of the reproduction
track (Tn) at the reproduction position (Sq) at the time t1, the
reproduction signal of the adjacent track (Tn-1) at the time t0 and
the reproduction signal of the adjacent track (Tn+1) at the time t2
are required.
[0573] The memory 204 and the memory 230 are used to hold the
data.
[0574] The adjacent track reproduction binary signal supply unit
203 generates reproduction binary signals of the times t0 to t2 of
the adjacent track (Tn-1) and reproduction binary signals of track
(Tn+1) of the time t2, and stores the generated reproduction binary
signals in the memory 204.
[0575] Further, the read signal of the current reproduction track
(Tn) is digitally converted by the ADC 202 and stored in the memory
230. The read signals of the current reproduction track (Tn)
between the times t1 and t2 are also stored in the memory 230.
[0576] After the data are sorted, the three signals along the A-B
line, that is, the digital data [the digitized analog signals
S(tn)A to S(tn)E (for example, 8 bits (0 to 255))] of the current
reproduction track (Tn) and the reproduction binary signals of the
adjacent tracks (Tn-1 and Tn+1) on both sides are input to the
multi-input adaptive equalizer 205.
[0577] The reproduction signals (binary data (binary data)) of the
adjacent tracks (Tn-1 and Tn+1) generated by the reproduction
binary signal supply unit 203 is stored in the memory 204.
[0578] On the other hand, the read signals [R(tn)A to R(tn)E] of
the current reproduction track (Tn) are input to the ADC 202,
converted into digital data [the digitized analog signals S(tn)A to
S(tn)E (for example, 8 bits (0 to 255)), stored in a memory 230,
and then input from the memory 230 to the multi-input adaptive
equalizer 205.
[0579] The memory 230 and the memory 204 are buffers for adjustment
(delay processing) of the input timing to the multi-input adaptive
equalizer 205. The signals of the respective tracks input from the
memory 230 and the memory 204 to the multi-input adaptive equalizer
205 are preferably data at the position along the radial direction
of the disc.
[0580] This synchronization input control is performed by the
memory controller on the basis of the rotation synchronization
signal, the address, or the like provided from the system
controller (not illustrated) to the memory controller.
[0581] Further, the memory 230 and the memory 204 are buffers for
adjustment (delay processing) of an input timing to the multi-input
adaptive equalizer 205 and can have a small memory capacity.
[0582] Further, FIG. 26 illustrates an example in which the pickup
having the offset (deviation) in the track direction in irradiation
spot light between adjacent tracks is used, but in a case where an
optical pickup capable of irradiating a plurality of spot lights
having no offset is used, a data storage process according to the
offset distance is unnecessary.
[0583] A specific example will be described with reference to FIG.
27.
[0584] The example illustrated in FIG. 27 is a process example in
which a reproducing device includes three optical pickups 11a, 11b,
and 11c and sets three irradiation spots and performs reproduction
is applied, similarly to the example illustrated in FIG. 26.
[0585] However, in the example illustrated in FIG. 26, there is an
offset (deviation) in the track direction in the irradiation spot
light between the adjacent tracks, but in the example illustrated
in FIG. 27, there is no offset.
[0586] Further, three irradiation lights may be set using one
optical pickup. The optical pickup has a configuration similar to
the optical pickup described above with reference to FIG. 10.
[0587] In the example illustrated in FIG. 27, the optical pickup a,
11a acquires the reproduction signal of the adjacent track (Tn+1),
the optical pickup b, 11b acquires the reproduction signal of the
current reproduction track (Tn), and the optical pickup c, 11c
acquires the reproduction signal of the adjacent track (Tn-1).
[0588] In this configuration, the read data from the adjacent
tracks (Tn-1 and Tn+1) of the current reproduction track (Tn) is
supplied to the adjacent track reproduction binary signal supply
unit 203, and the common reproduction signal (binary data) (binary
data)) is generated and input to the multi-input adaptive equalizer
205 via the memory 204.
[0589] The reproduction signals (binary data (binary data)) of the
adjacent tracks (Tn-1 and Tn+1) generated by the reproduction
binary signal supply unit 203 are stored In the memory 204.
[0590] On the other hand, the read signals [R(tn)A to R(tn)E] of
the current reproduction track (Tn) are input to the ADC 202,
converted into digital data [the digitized analog signals S(tn)A to
S(tn)E (for example, 8 bits (0 to 255)), stored in a memory 230,
and then input from the memory 230 to the multi-input adaptive
equalizer 205.
[0591] Further, the memory 230 and the memory 204 are buffers for
adjustment (delay processing) of an input timing to the multi-input
adaptive equalizer 205 and can have a small memory capacity.
[0592] FIG. 28 is a diagram for describing a configuration example
of an information processing device in the example in which the
reproduction signals of two adjacent tracks on both sides of the
current reproduction track (Tn) is applied.
[0593] The ADC 202, the adjacent track reproduction binary signal
supply unit 203, the memory 204, and the multi-input adaptive
equalizer 205, and the memory 230 illustrated in FIG. 28 are
identical to the ADC 202, the adjacent track reproduction binary
signal supply unit 203, the memory 204, and the multi-input
adaptive equalizer 205, and the memory 230 illustrated in FIGS. 26
and 27.
[0594] A configuration illustrated in FIG. 28 is an example in
which a pickup including a five-signal output type photo detector
as an optical pickup is used.
[0595] Further, as described above, the process of the present
disclosure can also be applied even in a configuration in which
photo detectors having various signal output numbers such as the
one-signal output type or the three-signal output type other than
the five-signal output type are used.
[0596] The five read signals [R(tn)A to R(tn)E] from the current
reproduction track (Tn) are input from the optical pickup to the
ADC 202 illustrated in FIG. 28. Further, the ADC 201 illustrated in
FIG. 28 may include a signal processing function such as a high
pass filter (HPF), an auto gain controller (AGC), or the like in
addition to the ADC.
[0597] The ADC 202 performs the digital conversion of the five read
signals and inputs the signals S(tn)A to S(tn)E to the multi-input
adaptive equalizer 205 via the memory 230.
[0598] The input signals are digitized analog signals (for example,
8 bits (0 to 255)) obtained by digitizing the read signal (RF
signal) from the disc 10.
[0599] On the other hand, for the two adjacent tracks (Tn-1 and
Tn+1) adjacent to the current reproduction track (Tn), the last
reproduction signal, that is, a binary signal or binary data having
any one of 1 and 0 corresponding to a mark (pit) recorded in the
disc is input from an adjacent track reproduction binary signal
supply unit 203 to a multi-input adaptive equalizer 205 via a
memory 204.
[0600] A signal D(tn-1) illustrated in FIG. 22 is the reproduction
binary signal (binary data) of the track Tn-1, and D(tn+1) is the
reproduction binary signal (binary data) of the track Tn+1.
[0601] The signals supplied by the adjacent track reproduction
binary signal supply unit 203 is the last reproduction signals of
the adjacent tracks (Tn-1 and Tn+1) of the current reproduction
track (Tn), that is, a binary signal or binary data having any one
of 1 and 0 corresponding to a mark (pit) recorded in the disc.
[0602] This binary signal (binary data) is stored in the memory
204, and the binary data which is the reproduction binary signals
of one adjacent track (Tn-1 and Tn+1) of the reading track (Tn) at
the nearest positions is input the memory 204 to the multi-input
adaptive equalizer 205.
[0603] On the other hand, the read signals [R(tn)A to R(tn)E] of
the current reproduction track (Tn) are input to the ADC 202,
converted into the digital data [the digitized analog signals
S(tn)A to S(tn)E (for example, 8 bits (0 to 255)), stored in the
memory 230, and then input to the multi-input adaptive equalizer
205 from the memory 230.
[0604] The reproduction signals (binary data) of the adjacent
tracks which are input from the memory 204 and the memory 230 to
the multi-input adaptive equalizer 205 are preferably data at the
position along the radial direction of the disc.
[0605] This synchronization input control is performed by a memory
controller 221 on the basis of the rotation synchronization signal,
the address, or the like provided from a system controller 220 to
the memory controller 221.
[0606] Further, the memory 230 and the memory 204 are buffers for
adjustment (delay processing) of an input timing to the multi-input
adaptive equalizer 205 and can have a small memory capacity.
[0607] As described above, in the present example, the memory
capacity required for the memory 204 is significantly reduced as
compared with the memories 103 described above with reference to
FIGS. 8, 10, 12, and 13. Further, it is possible to reduce the
number of necessary ADCs.
[0608] The multi-input adaptive equalizer 205 has the configuration
illustrated in FIG. 16 described above.
[0609] The multi-input adaptive equalizer 205 includes adaptive
equalizer units 211 to 217 and adder 218 as illustrated in FIG.
16.
[0610] The adaptive equalizer units 211 to 215 adaptively controls
the tap coefficients C0 to Cn in the direction in which the desired
frequency characteristic is obtained using the equalization error
ek.
[0611] On the other hand, the adaptive equalizer units 216 and 217
automatically control the tap coefficients C0 to Cn in the
direction in which the frequency characteristic for the crosstalk
cancellation is similarly obtained using the equalization error ek.
Accordingly, the equalization signal y0 of the multi-input adaptive
equalizer 206 obtained by adding the outputs y1 to y6 of the
adaptive equalizer units 211 to 217 by the adder 218 is a signal in
which the crosstalk is canceled.
[0612] The multi-input adaptive equalizer 205 receives the
equalization error (ek (ek)) calculated in a subtracter 253 on the
basis of the pertial response maximum likelihood (PRML) decoder 251
and the PR convolution unit (PR target signal generating unit) 212,
executes a noise component removal process or the like on the basis
of the input thereof, and outputs the generated signal to the
binary detector (PRML decoder) 251, a PLL 254, and the subtracter
253.
[0613] The binary detector (PRML decoder) 251 receives the
equalization signal (y0) input from the multi-input adaptive
equalizer 205, and generates a most probable reproduction signal in
accordance with a maximum likelihood decoding scheme.
[0614] Specifically, for example, the Viterbi decoding scheme is
applied. The Viterbi decoding implements maximum likelihood
decoding of convolutional codes through repetition of simple
processes such as addition, comparison, and selection and a
traceback manipulation of ultimately decoding data. In the Viterbi
decoding, every time coded data (received data sequence)
corresponding to an information bit of one bit is obtained, an
inter-signal distance (metric) of a path of each state at that time
is calculated, and a most probable path is obtained.
[0615] With the decoding process, the reproduction signal is
output.
[0616] Further, a clock signal is input from the PLL 254 that
generates the clock signal on the basis of the output of the
multi-input adaptive equalizer 205 to the binary detector (PRML
decoder) 251, and the reproduction signal is generated and output
under clock control.
[0617] The PLL 254 executes a clock signal generation process
according to a servo signal included in the output of the
multi-input adaptive equalizer 205.
[0618] The clock signal generated by the PLL 254 is also input to
the memory controller 221 and also used for controlling a data
input timing to the multi-input adaptive equalizer 205 of the
adjacent track reproduction signal from the memory 204.
[0619] Further, the reproduction signal generated by the binary
detector (PRML decoder) 251 is input to a PR target generating unit
212.
[0620] The PR convolution unit (PR target signal generating unit)
212 generates a target of a subsequent reproduction signal on the
basis of the reproduction signal generated by the binary detector
(PRML decoder) 251, and inputs it to the subtracter 253.
[0621] The subtracter calculates a difference between the target
signal and the signal generated by the multi-input adaptive
equalizer 205, and feeds the difference back to the multi-input
adaptive equalizer 205 as the equalization error (ek) for the
target.
[0622] The multi-input adaptive equalizer 205 inputs the
equalization error (ek), executes the adaptive equalization
process, and generates an output signal.
[0623] FIG. 29 is a diagram for describing a configuration example
of an information processing device (reproducing device) in a case
where the signal (binary data) previously recorded in the disc 10
is known and stored in a record data storage memory 225.
[0624] The adjacent track reproduction binary signal supply unit
203 fetches the reproduction binary signals of the adjacent tracks
(Tn-1 and Tn+1) of the current reproduction track (Tn) from the
record data storage memory 225 and inputs the reproduction binary
signal to the multi-input adaptive equalizer 205 via the memory
204.
[0625] The remaining components are similar to the components
illustrated in FIG. 28.
[0626] Further, for example, the configuration illustrated in FIG.
29 can be applied to a configuration in which data recording
associated with the verification process of executing the recording
process and the reproduction process in parallel is executed.
[0627] Further, the reproduction process according to the circuit
configuration illustrated in FIGS. 28 and 29 can be executed, for
example, under control of a reproduction process program stored in
the storage unit of the reproducing device (information processing
device).
[0628] Further, in the above embodiment, the example in which the
reproduction signal of the adjacent track input to the multi-input
adaptive equalizer is the binary signal (binary data) has been
described, but for example, a signal having a data amount of two or
more values such as a ternary signal may be used. Further, the
target signal such as the PR signal generated from the binary
signal (binary data) may be used.
[0629] Further, the example in which for the reproduction signal
from the current reproduction track, in the above embodiment, the
binary detector 251 generates and outputs the binary signal (binary
data) has been described, but a signal having a data amount of two
or more values such as a ternary signal may be output.
[0630] Further, in the configurations illustrated in FIGS. 28 to
29, the output of the photo detector may be input to the matrix
calculation circuit, and the matrix calculation circuit may output
a plurality of signals corresponding to the amount of received
light of the split region unit of the photo detector to be input to
the ADC 202.
[0631] Alternatively, a matrix calculation circuit may be installed
at a stage subsequent to the ADC 202, and the matrix calculation
circuit may generate a plurality of signals according to the amount
of received light of the split region unit of the photo detector to
be input to the other input adaptive equalizer 205.
[0632] Further, the process described in the present embodiment can
be applied to both a configuration in which data is recorded in the
land (L) and the groove (G) of the disc 10, and data of both is
read by one pickup and a configuration in which a plurality of
pickups such as a pickup corresponding to the land (L) and a pickup
corresponding to the groove (G) are used.
[0633] Further, the process described in the present embodiment can
be also applied to a disc in which data is recorded only in one of
the land (L) and the groove (G) and a high-density recording type
discs in which there is no distinction between the land (L) and the
groove (G), and the density between tracks is low.
[0634] [3-5. Configuration Example in which Parallel Reproduction
Process of Plurality of Tracks is Executed]
[0635] Next, a configuration of an information processing device
that applies the reproduction signal of the adjacent track to the
crosstalk cancellation process at the time of the reproduction
process of the current reproduction track, and implements
simultaneous reproduction of a plurality of tracks will be
described.
[0636] FIG. 30 is a diagram illustrating a reproduction process
configuration of the information processing device according to the
present embodiment.
[0637] FIG. 30 illustrates the following two reproduction process
configurations:
[0638] (1) a track (Tn) reproducing unit; and
[0639] (2) a track (Tn+1) reproducing unit
[0640] The two reproducing units perform the data reproducing
processes from the two adjacent tracks of the disc in parallel.
[0641] Data reading of the track (Tn) is executed by an optical
pickup 311.
[0642] Data reading of the track (Tn+1) is executed by an optical
pickup 321.
[0643] The data readings are executed in parallel.
[0644] Irradiation lights of the optical pickups 311 and 312 are
irradiated to positions along the half radial direction of the
disc.
[0645] Further, each of the optical pickups 311 and 312 is assumed
to be equipped with the five-signal output type photo detector
described above with reference to FIG. 3.
[0646] Further, in the present embodiment, the photo detector is
not limited to the five-signal output type, and other photo
detectors having various configurations such as the one-signal
output type and the three-signal output type can be applied.
[0647] A configuration and a process of (1) the track (Tn)
reproducing unit will be described. Reflected light of the disc for
the optical pickup 311 is received by a photo detector 312, and the
photo detector 312 outputs five signals corresponding to the amount
of received light of the split region unit to an ADC 313.
[0648] As described above with reference to FIG. 3, the signals A
to E are the following electric signals corresponding to the amount
of received light of the regions illustrated in FIG. 3.
[0649] the signal A=A1+A2
[0650] the signal B=B
[0651] the signal C=C
[0652] the signal D=D1+D2+D3
[0653] the signal E=E1+E2+E3
[0654] Further, as described above, a signal including addition
signals of a plurality of regions may be configured to generate a
signal by multiplying by a weight coefficient of a preset region
unit.
[0655] For example, an output signal may be generated by
multiplying the following weight coefficients p and q:
A=p*A1+q*A2
[0656] The ADC 313 digitally converts the five signals to generate
the five digitized analog signals (for example, 8 bits: 0 to 255)
and inputs the five digitized analog signals to a first multi-input
adaptive equalizer 314.
[0657] The first multi-input adaptive equalizer 314 is a 5-input
1-output type equalizer described above with reference to FIG.
5.
[0658] As described above with reference to FIG. 5, the adaptive
equalizer units 71 to 75 illustrated in FIG. 5 performs
optimization of the error and the phase distortion of the input
signal frequency components of the signals A to E, that is, the
adaptive PR equalization.
[0659] In other words, the tap coefficients C0 to Cn are adjusted
in accordance with the calculation result of -1.times.ek.times.x in
the calculators 82-0 to 82-n.
[0660] This means that the tap coefficients C0 to Cn are adjusted
in the direction in which the equalization error is eliminated.
[0661] As described above, the adaptive equalizer units 71 to 75
adaptively control the tap coefficients C0 to Cn in a direction in
which a desired frequency characteristic is obtained using the
equalization error ek.
[0662] The equalization signal y0 of the first multi-input adaptive
equalizer 313 obtained by adding the outputs y1, y2, y3, y4, and y5
of the adaptive equalizer units 71 to 75 by the adder 76 is the
signal in which the crosstalk and the like is reduced.
[0663] This adaptive equalization signal y0 is input to a memory
315 and a first decoder 318.
[0664] Since the adaptive equalization signal is the crosstalk
reduction process signal using only the read signal from track
(Tn), and does not undergo the crosstalk reduction using the
reproduction signal of the adjacent track (Tn-1), the crosstalk
reduction is unlikely to be sufficiently performed.
[0665] The output of the first multi-input adaptive equalizer 314
illustrated in FIG. 30 is stored in the memory 315 and further
output to the first decoder 318.
[0666] The first decoder 318 is, for example, a Viterbi decoder,
and generates the binary data D(Tn) by performing the maximum
likelihood decoding process on the PR equalized equalization signal
y0.
[0667] The binary data D(Tn) generated by the first decoder 318 is
input to a second multi-input adaptive equalizer 326 of (2) the
track (Tn+1) reproducing unit illustrated in FIG. 30.
[0668] In (2) the track (Tn+1) reproducing unit, the optical pickup
321 sequentially inputs the read signal of the track (Tn+1) to a
photo detector 322, an ADC 323, a first multi-input adaptive
equalizer 324, and a first decoder 328, and generates the
reproduction binary data D(Tn+1) of the track (Tn+1).
[0669] The binary data D(Tn+1) generated by the first decoder 328
is input to a second multi-input adaptive equalizer 316 of (1) the
track (Tn) reproducing unit illustrated in FIG. 30.
[0670] The second multi-input adaptive equalizer 316 of (1) the
track (Tn) reproducing unit illustrated in the drawing has a
configuration illustrated in FIG. 31.
[0671] As illustrated in FIG. 31, the second multi-input adaptive
equalizer 316 includes adaptive equalizer units 331 and 332 and an
adder 333.
[0672] The adaptive equalizer unit 331 receives the adaptive
equalization signal y0 generated on the basis of the reproduction
signal (digitized analog signal) of the current reproduction track
(Tn).
[0673] This signal is the adaptive equalization signal (y0)
generated in the first multi-input adaptive equalizer 314. The
adaptive equalizer unit 332 receives D(Tn+1) which is the binary
reproduction signal (binary data) of the adjacent track (Tn+1).
[0674] The adaptive equalizer unit 331 adaptively controls the tap
coefficients C0 to Cn in the direction in which the desired
frequency characteristic is obtained using the equalization error
ek.
[0675] On the other hand, the adaptive equalizer unit 332
automatically controls the tap coefficients C0 to Cn in the
direction in which the frequency characteristic for the crosstalk
cancellation is obtained similarly using the equalization error ek.
Accordingly, the equalization signal y0 of the second multi-input
adaptive equalizer 316 obtained by adding the outputs y1 and y2 of
the adaptive equalizer units 331 and 332 by the adder 333 is the
signal in which the crosstalk is canceled using the reproduction
signal of the adjacent track.
[0676] The adaptive equalization signal y0 generated by the second
multi-input adaptive equalizer 316 is input to a second decoder
317.
[0677] The second decoder 317 is, for example, a Viterbi decoder,
and generates a binary reproduction signal of the last track (Tn)
by performing the maximum likelihood decoding process on the PR
equalized equalization signal y0.
[0678] The last binary reproduction signal is high-quality
reproduction data which is generated by executing the adaptive
equalization process based on the five signals obtained as the read
signal of the track (Tn) of the reproduction target and further the
adaptive equalization process when the reproduction signal of the
adjacent track (Tn+1) is applied, that is, high-quality
reproduction data from which the crosstalk is sufficiently
excluded.
[0679] The second multi-input adaptive equalizer 326 in (2) the
track (Tn+1) reproducing unit has the configuration illustrated in
FIG. 32.
[0680] The adaptive equalizer unit 336 of the second multi-input
adaptive equalizer 326 receives the adaptive equalization signal y0
generated on the basis of the reproduction signal (digitized analog
signal) of the current reproduction track (Tn+1).
[0681] This signal is the adaptive equalization signal (y0)
generated in the first multi-input adaptive equalizer 324.
[0682] The adaptive equalizer unit 337 receives D(Tn) which is the
binary reproduction signal (binary data) of the adjacent track
(Tn).
[0683] The adaptive equalizer unit 336 adaptively controls the tap
coefficients C0 to Cn in the direction in which the desired
frequency characteristic is obtained using the equalization error
ek.
[0684] On the other hand, the adaptive equalizer unit 337
automatically controls the tap coefficients C0 to Cn in the
direction in which the frequency characteristic for the crosstalk
cancellation is obtained similarly using the equalization error ek.
Accordingly, the equalization signal y0 of the second multi-input
adaptive equalizer 326 obtained by adding the outputs y1 and y2 of
the adaptive equalizer units 336 and 337 by an adder 338 is the
signal in which the crosstalk is canceled using the reproduction
signal of the adjacent track.
[0685] The adaptive equalization signal y0 generated by the second
multi-input adaptive equalizer 326 is input to a second decoder
327.
[0686] The second decoder 327 is, for example, a Viterbi decoder,
and generates a binary reproduction signal of the last track (Tn+1)
by performing the maximum likelihood decoding process on the PR
equalized equalization signal y0.
[0687] The last binary reproduction signal is high-quality
reproduction data which is generated by executing the adaptive
equalization process based on the five signals obtained as the read
signal of the track (Tn+1) of the reproduction target and further
the adaptive equalization process when the reproduction signal of
the adjacent track (Tn) is applied, that is, high-quality
reproduction data from which the crosstalk is sufficiently
excluded.
[0688] By applying the configuration illustrated in FIG. 30, it is
possible to reproduce the high-quality crosstalk-cancelled
reproduction signals from the two tracks in parallel.
[0689] Further, the example illustrated in FIG. 30 is an example,
and other configurations can be employed. For example, the second
multi-input adaptive equalizers 316 and 326 in the configuration
illustrated in FIG. 30 receive the adaptive equalization signal y0
generated on the basis of the reproduction signal (digitized analog
signal) of the current reproduction track and the binary
reproduction signal (binary data) of the adjacent track, and
executes the adaptive equalization process.
[0690] The configuration may be modified such that the reproduction
signals before the adaptive equalization of the reproduction signal
(digitized analog signal) of the current reproduction track are
stored in the memories 315 and 325, and the memory storage signals
are input to the second multi-input adaptive equalizers 316 and
326, and the binary reproduction signal (binary data) of the
adjacent track is further input, and the adaptive equalization
process is executed, as illustrated in FIG. 33.
[0691] [4. Quality Evaluation of Reproduction Signal Using Binary
Reproduction Signal (Binary Data) of Adjacent Track]
[0692] As described above, the information processing device of the
present disclosure implements the acquisition of the high-quality
reproduction signal from which the crosstalk signal is effectively
removed by obtaining the reproduction signal using the binary
reproduction signal (binary data) of the adjacent track of the
current reproduction track.
[0693] The quality of the reproduction signal generated using the
binary reproduction signal (binary data) of the adjacent track will
be described below with reference to an evaluation test result of
the reproduction signal.
[0694] FIG. 34 is a graph illustrating a quality evaluation results
of the reproduction signals obtained through a plurality of
different reproduction processes.
[0695] Specifically, it is a graph illustrating a correspondence
relation between a position deviation amount (Detrack) of the
center of irradiation spot light from the center of the current
reproduction track and a reproduction signal evaluation value
(e-MLSE).
[0696] Further, FIG. 34 is a diagram illustrating an example of a
reproduction data quality evaluation result by simulation in a case
where data recording and data reproduction are performed in
accordance with the following condition setting.
[0697] The condition setting is as follows:
[0698] laser wavelength of optical pickup: .lamda.=405 nm
[0699] numerical aperture of optical pickup: NA=0.85
[0700] PR (235777532)
[0701] track pitch: 0.225 .mu.m (interval between land and
groove)
[0702] Further, a distance between the land and the groove is 0.45
.mu.m. Further, the recording density corresponds to 0.0339
.mu.m/channel bit. This corresponds to 78 GB per layer in the case
of the same coding rate as the Blu-ray (a registered trademark)
disc (BD).
[0703] Further, PR (235777532) is a parameter to be applied in the
target signal Zk generation process by the convolution process in
the PR convolution unit (PR target signal generating unit) 212. PR
(235777532) means that the value P of each channel clock is (2, 3,
5, 7, 7, 7, 5, 3, 2), and the constraint length is 9.
[0704] Under the above-described condition, the reproduction
signals are acquired by applying a plurality of different optical
pickups, and a correspondence between the position shift (Detrack)
from the current reproduction track and the reproduction signal
evaluation value (e-maximum likelihood sequence error (MLSE)) is
measured.
[0705] A horizontal axis indicates an amount of deviation [Detrack
(nm)] of the irradiation spot set on the disc by the optical pickup
from the center of the reproduction track.
[0706] A vertical axis indicates an [e-MLSE evaluation value] which
is a quality evaluation value of the reproduction signal.
[0707] Further, the e-MLSE is an evaluation index value of the
reproduction signal.
[0708] "i-MLSE" is known as a common evaluation value of the
reproduction signal. The MLSE is obtained by calculating an index
corresponding to an error probability using a difference of an
actual signal level with respect to a target level set using
Viterbi detected data.
[0709] In the i-MLSE, a calculation is performed by weighting a
data pattern that is likely to cause errors.
[0710] However, in a case where the recording density is increased,
the data pattern which is likely cause errors is different, and
errors occur in the i-MLSE which is a signal index value of the
related art. In this regard, the "e-MLSE" is created as a signal
evaluation value to which a new data pattern is added to improve
the accuracy of the signal index value at a higher linear
density.
[0711] Further, the quality evaluation process of the reproduction
data using the error pattern is described in International
Publication No. WO 2013/183385 which is a prior patent application
by the same applicant as the present applicant. The "e-MLSE" is a
signal evaluation value according to this description.
[0712] The e-MLSE indicated on the vertical axis of the graph
illustrated in FIG. 34 indicates a probability of error included in
the reproduction signal. A value of the e-MLSE indicates that as
the value decreases, a more satisfactory reproduction signal having
a lower error rate is obtained.
[0713] For example, in the graph illustrated in FIG. 34, it is a
satisfactory reproduction signal in a case where the e-MLSE is 15%
or less.
[0714] FIG. 34 is a graph illustrating a correspondence relation
between the deviation amount between the center position of the
irradiation spot light by the optical pickup and the center
position of the current reproduction track indicated by the
horizontal axis and the reproduction signal evaluation value
(e-MLSE) indicated by the vertical axis.
[0715] Evaluation results (1) to (4) of four reproduction signals
illustrated in FIG. 34 are the following four pieces of
reproduction signal evaluation data as illustrated in FIG. 35.
[0716] (1) An evaluation result of the reproduction signal
generated by applying the read signal (A to E) using the
five-signal output type detector to the current reproduction track
(Tn) (the reference circuit example=FIG. 4)
[0717] (2) An evaluation result of the reproduction signal obtained
by executing the crosstalk cancellation processing by applying the
read signals (A to E) obtained by applying the five-signal output
type detector to the current reproduction track (Tn) and the
reproduction signals (five signals of A to E.times.2=10 signals)
obtained by applying the five-signal output type detector to the
adjacent tracks (Tn-1 and Tn+1) on both sides (the reference
circuit example=FIG. 13)
[0718] (3) An evaluation result of the reproduction signal obtained
by executing the crosstalk cancellation processing by applying the
read signals (A to E) obtained by applying the five-signal output
type detector to the current reproduction track (Tn) and the binary
reproduction signals (binary data) D (D(Tn-1) and D(Tn+1)) obtained
from the adjacent tracks (Tn-1 and Tn+1) on both sides (the
reference circuit example=FIGS. 15 and 16 and FIGS. 25 to 29)
[0719] (4) An evaluation result of the reproduction signal obtained
by executing the crosstalk cancellation processing by applying the
read signals obtained by applying the one-signal output type
detector to the current reproduction track (Tn) and the binary
reproduction signals (binary data) D (D(Tn-1) and D(Tn+1)) obtained
from the adjacent tracks (Tn-1 and Tn+1) on both sides (the
reference circuit example=FIGS. 15 and 16 and FIGS. 25 to 29)
[0720] Further, (1) and (2) correspond to the examples of the
related art, (3) and (4) correspond to the configuration example of
the present disclosure, that is, the process example in which the
reproduction signal generation process including the crosstalk
cancellation using the binary reproduction signal (binary data) of
the adjacent track is performed.
[0721] D5D type of (3) corresponds to the embodiment described
above with reference to FIGS. 15 and 16 and FIGS. 25 to 29. The D1D
type of (4) is the configuration in which the five-signal output
type photo detector used in the embodiment described with reference
to FIGS. 15 and 16 and FIGS. 25 to 29 is replaced by a one-signal
output type photo detector.
[0722] As understood from the graph illustrated in FIG. 34, the
(e-MLSE) indicating the error rate which is the reproduction signal
evaluation value in a case where the processing according to the
present disclosure is performed, that is, the reproduction signal
generation including the crosstalk cancellation using the binary
reproduction signal (binary data) of the adjacent track is
performed is below the lines of (1) and (2) corresponding to the
examples of the related art, and the satisfactory reproduction
signal with less error rate is obtained.
[0723] Particularly, it indicates that even in a case where the
spot light is located at a position deviated from the track center,
the degradation of the quality of the reproduction signal is
small.
[0724] FIG. 34 illustrates the quality evaluation result of the
reproduction data in the process example using the adjacent
reproduction signals on both sides adjacent to the current
reproduction track (Tn), and next, a quality evaluation result of
the reproduction data in the process example using the reproduction
signal of one adjacent track (Tn-1) adjacent to the current
reproduction track (Tn) will be described with reference to FIG.
36.
[0725] FIG. 36 is a graph illustrating the quality evaluation
results of the reproduction signals obtained by a plurality of
different reproduction processes, similarly to FIG. 34.
[0726] Specifically, it is a graph illustrating a correspondence
relation between a position deviation amount (Detrack) of the
center of irradiation spot light from the center of the current
reproduction track and a reproduction signal evaluation value
(e-MLSE).
[0727] FIG. 36 is a diagram illustrating an example of a
reproduction data quality evaluation result by simulation in a case
where data recording and data reproduction are performed in
accordance with the following condition setting, similarly to FIG.
34.
[0728] The condition setting is as follows.
[0729] laser wavelength of optical pickup: .lamda.=405 nm
[0730] numerical aperture of optical pickup: NA=0.85
[0731] recording density: 55 GBL (linear recording density in which
the track pitch of a Blu-ray (a registered trademark) disc (BD) is
0.32 .mu.m, and one layer is 55 GB)
[0732] PR (235777532)
[0733] Evaluation results (1) to (3) of three reproduction signals
illustrated in FIG. 36 are the following three pieces of
reproduction signal evaluation data as illustrated in FIG. 37.
[0734] (1) An evaluation result of the reproduction signal
generated by applying the read signal (A to E) using the
five-signal output type detector to the current reproduction track
(Tn) (the reference circuit example=FIG. 4)
[0735] (2) An evaluation result of the reproduction signal obtained
by executing the crosstalk cancellation processing by applying the
read signals (A to E) obtained by applying the five-signal output
type detector to the current reproduction track (Tn) and the
reproduction signals obtained by applying the five-signal output
type detector to on adjacent track (Tn-1) (the reference circuit
example=FIG. 13)
[0736] (3) An evaluation result of the reproduction signal obtained
by executing the crosstalk cancellation processing by applying the
read signals (the five signals A to E) obtained by applying the
five-signal output type detector to the current reproduction track
(Tn) and the binary reproduction signal (binary data) D (D(Tn-1))
obtained from one adjacent track (Tn-1) (the reference circuit
example=FIGS. 17 and 18 and FIGS. 19 to 24)
[0737] Further, 13 is illustrated as the reference circuit example
of (2), but FIG. 13 is an example using the reproduction signals of
the tracks (Tn-1 and Tn+1) on both sides of the current
reproduction track, and a 55 type illustrated in (2) of FIGS. 36
and 37 corresponds to a configuration in which the output from the
photo detector 101a is not used from the configuration illustrated
in FIG. 13.
[0738] Among the signal evaluation lines illustrated in FIG. 36,
(1) and (2) correspond to the examples of the related art, and (3)
corresponds to the configuration example of the present disclosure,
that is, the process example in which the reproduction signal
generation process including the crosstalk cancellation using the
binary reproduction signal (binary data) of the adjacent track is
performed.
[0739] As understood from the graph illustrated in FIG. 36, the
(e-MLSE) indicating the error rate which is the reproduction signal
evaluation value in a case where the processing according to the
present disclosure is performed, that is, the reproduction signal
generation including the crosstalk cancellation using the binary
reproduction signal (binary data) of the adjacent track is
performed is below the lines of (1) and (2) corresponding to the
examples of the related art particularly in at a left deviation
position (Detrack is a positive side), and the satisfactory
reproduction signal with less error rate is obtained.
[0740] Further, in the present example, it corresponds to an
example in which the crosstalk cancellation is executed using the
reproduction signal (binary data) from the right adjacent
track.
[0741] [5. Conclusion of Configuration of Present Disclosure]
[0742] The embodiment of the present disclosure has been described
above in detail with reference to the specific examples. However,
it is obvious that those skilled in the art can make modifications
or substitutions of the embodiment without departing from the gist
of the present disclosure. In other words, the present disclosure
has been disclosed in the form of an example, and should not be
interpreted restrictively. In order to determine the gist of the
present disclosure, claims set forth below should be taken into
consideration.
[0743] Further, the technique disclosed in this specification can
have the following configurations.
[0744] (1) An information processing device, including:
[0745] a photo detector that outputs a readout signal from a
reproduction track of an information recording disc;
[0746] an adjacent track reproduction identification signal supply
unit that outputs a reproduction identification signal obtained
from a reproduction signal of an adjacent track of the reproduction
track;
[0747] a multi-input adaptive equalizer that includes an equalizer
unit that receives the readout signal from the reproduction track
and an adjacent track reproduction identification signal and
outputs an equalization signal by an adaptive equalization process
based on an input signal; and
[0748] a reproduction signal generating unit that executes a
reproduction signal generation process based on the equalization
signal and generates a reproduction signal of the reproduction
track.
[0749] (2) The information processing device according to (1), in
which the reproduction identification signal supply unit is an
adjacent track reproduction binary signal supply unit that outputs
a binary signal (binary data) obtained from the reproduction signal
of the adjacent track, and
[0750] the reproduction signal generating unit is a binarization
processing unit that executes a binarization process based on the
equalization signal and generates the reproduction signal of the
reproduction track.
[0751] (3) The information processing device according to (2), in
which the adjacent track reproduction binary signal supply unit
outputs a binary signal (binary data) of at least one adjacent
track of the reproduction track.
[0752] (4) The information processing device according to (2), in
which the adjacent track reproduction binary signal supply unit
outputs binary signals (binary data) of two adjacent tracks of the
reproduction track.
[0753] (5) The information processing device according to any of
(2) to (4), in which the adjacent track reproduction binary signal
supply unit generates an adjacent track reproduction binary signal
on the basis of a read signal of an adjacent track read via an
optical pickup.
[0754] (6) The information processing device according to any of
(2) to (4), in which the adjacent track reproduction binary signal
supply unit acquires an adjacent track reproduction binary signal
previously stored in a record data storage memory from the record
data storage memory.
[0755] (7) The information processing device according to any of
(2) to (6), further including:
[0756] a memory that stores an adjacent track reproduction binary
signal supplied by the adjacent track reproduction binary signal
supply unit; and
[0757] a memory controller that executes data input control on the
multi-input adaptive equalizer from the memory.
[0758] (8) The information processing device according to (7), in
which the memory controller executes data input control of
simultaneously inputting a readout signal from the reproduction
track and an adjacent track reproduction binary signal at a
position nearest to the readout signal to the multi-input adaptive
equalizer.
[0759] (9) The information processing device according to any of
(2) to (8), in which the photo detector is a multi-signal output
type photo detector that outputs a plurality of signals
corresponding to an amount of received light of a split region
unit, and
[0760] the multi-input adaptive equalizer includes an equalizer
unit that receives the plurality of signals output from the photo
detector and an adjacent track reproduction binary signal and
outputs an equalization signal by an adaptive equalization process
based on an input signal.
[0761] (10) The information processing device according to (9), in
which the photo detector is a multi-signal output type photo
detector that has a plurality of split regions along a track
direction (tangential direction) and outputs a plurality of signals
corresponding to the amount of received light of each split region
unit.
[0762] (11) The information processing device according to (8),
(9), or (10), in which the photo detector is a multi-signal output
type photo detector that has a plurality of split regions along a
disc radial direction (radial direction) and outputs a plurality of
signals corresponding to the amount of received light of each split
region unit.
[0763] (12) The information processing device according to any of
(2) to (11), in which an output of the photo detector is input to a
matrix calculation circuit,
[0764] the matrix calculation circuit outputs a plurality of
signals corresponding to an amount of received light of a split
region unit of the photo detector, and
[0765] the multi-input adaptive equalizer includes an equalizer
unit that receives the plurality of signals output from the matrix
calculation circuit and an adjacent track reproduction binary
signal and outputs an equalization signal by an adaptive
equalization process based on an input signal.
[0766] (13) The information processing device according to any of
(2) to (12), in which the multi-input adaptive equalizer executes a
partial response equalization process based on an input signal,
and
[0767] the binarization processing unit executes a maximum
likelihood decoding process as the binarization process for the
equalization signal output from the multi-input adaptive
equalizer.
[0768] (14) The information processing device according to any of
(2) to (13), further including:
[0769] a pertial response (PR) convolution unit that generates an
equalization target signal on the basis of the binary signal
generated by the binarization processing unit; and
[0770] an equalization error calculating unit that calculates an
equalization error from the equalization target signal and the
equalization signal output from the multi-input adaptive equalizer
unit,
[0771] in which the multi-input adaptive equalizer receives the
equalization error and executes an adaptive equalization
process.
[0772] (15) The information processing device according to any of
(1) to (14), in which the information recording disc is a disc in
which data recording is performed on both a land and a groove,
and
[0773] the reproduction track and the adjacent track are a
combination of a land track and a groove track.
[0774] (16) The information processing device according to (2),
further including:
[0775] a configuration that executes data reproduction in parallel
from the adjacent track;
[0776] a first photo detector that outputs a readout signal from a
first reproduction track of the information recording disc;
[0777] a second photo detector that outputs a readout signal from a
second reproduction track adjacent to the first reproduction
track;
[0778] a decoder that generates a binary signal (binary data)
serving as a reproduction signal of the first reproduction track
and a binary signal (binary data) serving as a reproduction signal
of the second reproduction track;
[0779] a first reproduction track compatible multi-input adaptive
equalizer that includes an equalizer unit that receives the readout
signal from the first reproduction track and the binary signal
serving as the reproduction signal of the second reproduction track
generated by the decoder, and outputs an equalization signal by an
adaptive equalization process based on an input signal;
[0780] a second reproduction track compatible multi-input adaptive
equalizer that includes an equalizer unit that receives the readout
signal from the second reproduction track and the binary signal
serving as the reproduction signal of the first reproduction track
generated by the decoder, and outputs an equalization signal by an
adaptive equalization process based on an input signal;
[0781] a first track compatible binarization processing unit that
executes a binarization process based on the equalization signal
output from the first reproduction track compatible multi-input
adaptive equalizer and generates a first track compatible
reproduction binary signal; and
[0782] a second track compatible binarization processing unit that
executes a binarization process based on the equalization signal
output from the second reproduction track compatible multi-input
adaptive equalizer and generates a second track compatible
reproduction binary signal.
[0783] (17) An information processing method executed in an
information processing device, the method including:
[0784] outputting, by a photo detector, a readout signal from a
reproduction track of an information recording disc;
[0785] outputting, by an adjacent track reproduction identification
signal supply unit, a reproduction identification signal obtained
from a reproduction signal of an adjacent track of the reproduction
track;
[0786] inputting, by a multi-input adaptive equalizer, the readout
signal from the reproduction track and an adjacent track
reproduction identification signal to an equalizer unit and
outputting an equalization signal by an adaptive equalization
process based on an input signal; and
[0787] executing, by a reproduction signal generating unit, a
reproduction signal generation process based on the equalization
signal and generating a reproduction signal of the reproduction
track.
[0788] (18) A program causing an information processing device to
execute information processing including:
[0789] a process of outputting, by a photo detector, a readout
signal from a reproduction track of an information recording
disc;
[0790] a process of outputting, by an adjacent track reproduction
identification signal supply unit, a reproduction identification
signal obtained from a reproduction signal of an adjacent track of
the reproduction track;
[0791] a process of inputting, by a multi-input adaptive equalizer,
the readout signal from the reproduction track and an adjacent
track reproduction identification signal to an equalizer unit and
outputting an equalization signal by an adaptive equalization
process based on an input signal; and
[0792] a process of generating, by a reproduction signal generating
unit, a reproduction signal of the reproduction track by executing
a reproduction signal generation process based on the equalization
signal.
[0793] Further, a series of processes described in the
specification can be executed by hardware, software, or a
combination of both. In a case where a process by software is
executed, a program having a processing sequence recorded therein
may be installed in a memory in a computer incorporated into
dedicated hardware and executed, or a program may be installed in a
general-purpose computer capable of executing various kinds of
processes and executed. For example, the program may be recorded in
a recording medium in advance. The program may be installed in a
computer from a recording medium, and the program may be received
via a network such as a local area network (LAN) and the Internet
and installed on a recording medium such as an internal hard
disk.
[0794] Further, various kinds of processes described in the
specification may be chronologically executed in accordance with
the description or may be executed in parallel or separately
depending on a processing capability of a device that executes a
process or if necessary. Further, in this specification, a system
refers to a logical aggregate configuration of a plurality of
devices and is not limited to a configuration in which devices of
respective components are in the same housing.
INDUSTRIAL APPLICABILITY
[0795] As described above, according to the configuration of one
embodiment of the present disclosure, a device and a method which
are capable of performing crosstalk-removed high-quality data
reproduction from a high-density recording type optical disc are
realized.
[0796] Specifically, the device includes a photo detector that
outputs a readout signal from a reproduction track of an
information recording disc, an adjacent track reproduction binary
signal supply unit that outputs a binary signal (binary data) which
is a reproduction signal of an adjacent track of the reproduction
track, a multi-input adaptive equalizer that includes an equalizer
unit that receives the readout signal from the reproduction track
and an adjacent track reproduction binary signal and outputs an
equalization signal by an adaptive equalization process based on an
input signal, and a binarization processing unit that executes a
binarization process based on the equalization signal and generates
a reproduction signal of the reproduction track.
[0797] With this configuration, a device and a method which are
capable of performing crosstalk-removed high-quality data
reproduction from a high-density recording type optical disc are
realized.
REFERENCE SIGNS LIST
[0798] 10 Disc [0799] 11 Optical pickup [0800] 12 Spindle motor
[0801] 13 Thread [0802] 14 Matrix circuit [0803] 15 Data detection
processing unit [0804] 16 Wobble signal processing unit [0805] 17
ENC/DEC [0806] 18 Host I/F [0807] 19 Address decoder [0808] 20
System controller [0809] 21 Optical block servo circuit [0810] 22
Spindle servo circuit [0811] 23 Laser driver [0812] 24 Write
strategy [0813] 25 Thread driver [0814] 26 ADIP demodulation
processing unit [0815] 27 Spindle driver [0816] 28 Driver [0817] 30
Host device [0818] 51 Semiconductor laser [0819] 52 Collimator lens
[0820] 53 Polarizing beam splitter [0821] 54 Objective lens [0822]
55 Lens [0823] 56 Photo detector [0824] 61 ADC [0825] 62 PLL [0826]
63 Multi-input adaptive equalizer [0827] 64 Binary detector [0828]
65 PR convolution unit [0829] 66 Equalization error calculator
[0830] 67 Addition circuit [0831] 71 to 75 Adaptive equalizer unit
[0832] 76 Adder [0833] 80 Delay element [0834] 81 Coefficient
multiplier [0835] 82 Calculator [0836] 83 Integrator [0837] 84
Adder [0838] 91 Subtracter [0839] 92 Coefficient multiplier [0840]
101 Photo detector [0841] 102 ADC [0842] 103 Memory [0843] 104
System controller [0844] 105 Memory controller [0845] 106
Multi-input adaptive equalizer [0846] 111 to 113 Adaptive equalizer
unit [0847] 114 Adder [0848] 120 Multi-input adaptive equalizer set
[0849] 121 to 123 Multi-input adaptive equalizer [0850] 124 Adder
[0851] 131 to 135 Adaptive equalizer unit [0852] 136 Adder [0853]
201 Photo detector [0854] 202 ADC [0855] 203 Adjacent track
reproduction binary signal supply unit [0856] 204 Memory [0857] 205
Multi-input adaptive equalizer [0858] 211 to 216 adaptive equalizer
unit [0859] 217 Adder [0860] 220 System controller [0861] 221
Memory controller [0862] 230 Memory [0863] 251 Binary detector
(PRML decoder) [0864] 252 PR convolution unit (PR target signal
generating unit) [0865] 253 Subtracter [0866] 254 PLL [0867] 311,
322 Optical pickup [0868] 312, 322 Photo detector [0869] 313, 323
ADC [0870] 314, 324 First multi-input adaptive equalizer [0871]
315, 325 Memory [0872] 316, 326 Second multi-input adaptive
equalizer [0873] 317, 327 Second decoder [0874] 318, 328 First
decoder [0875] 331, 332, 336, 337 Adaptive equalizer unit
* * * * *