U.S. patent application number 15/904645 was filed with the patent office on 2018-07-26 for channel bonding for ultra-high definition video background.
The applicant listed for this patent is MaxLinear, Inc.. Invention is credited to Glenn Delucio, Timothy Gallagher, Brijesh Sirpatil.
Application Number | 20180213181 15/904645 |
Document ID | / |
Family ID | 53483397 |
Filed Date | 2018-07-26 |
United States Patent
Application |
20180213181 |
Kind Code |
A1 |
Gallagher; Timothy ; et
al. |
July 26, 2018 |
Channel Bonding For Ultra-High Definition Video Background
Abstract
Systems and methods are provided for communication ultra-high
definition (UHD) video. At the transmitter-side, a single packet
stream that includes packets corresponding to a plurality of
encoded content streams may be generated, and the single packet
stream may be split into a plurality of sub-streams. The splitting
may include grouping packets corresponding to the single packet
stream into a plurality of chunks, each associated with a
respective one of the sub-streams; adding handling related
information to each of the chunks; and incorporating into at least
one packet in a first one of the sub-streams at least some of
handling related information associated with a second one of the
sub-steams. The sub-streams may then be processed for transmission
over a particular physical medium. At the receiver-side, the
signals may be received and processed, and the sub-streams may be
reconstructed based on processing of the plurality signals.
Inventors: |
Gallagher; Timothy;
(Encinitas, CA) ; Delucio; Glenn; (San Diego,
CA) ; Sirpatil; Brijesh; (San Marcos, CA) |
|
Applicant: |
Name |
City |
State |
Country |
Type |
MaxLinear, Inc. |
Carlsbad |
CA |
US |
|
|
Family ID: |
53483397 |
Appl. No.: |
15/904645 |
Filed: |
February 26, 2018 |
Related U.S. Patent Documents
|
|
|
|
|
|
Application
Number |
Filing Date |
Patent Number |
|
|
14586150 |
Dec 30, 2014 |
9906754 |
|
|
15904645 |
|
|
|
|
61921774 |
Dec 30, 2013 |
|
|
|
Current U.S.
Class: |
1/1 |
Current CPC
Class: |
H04N 21/845 20130101;
H04N 21/631 20130101; H04N 21/434 20130101; H04N 21/236 20130101;
H04N 7/015 20130101 |
International
Class: |
H04N 7/015 20060101
H04N007/015; H04N 21/845 20060101 H04N021/845; H04N 21/63 20060101
H04N021/63; H04N 21/236 20060101 H04N021/236; H04N 21/434 20060101
H04N021/434 |
Claims
1-20. (canceled)
21. A system comprising: a combiner circuit that generates a single
packet stream comprising packets corresponding to a plurality of
encoded content streams; a segmenting circuit that splits the
single packet stream into a plurality of sub-streams, wherein the
splitting comprises: grouping packets corresponding to the single
packet stream into a plurality of chunks, each associated with
respective one of the plurality of sub-streams; adding to each of
the plurality of chunks, corresponding handling related
information; and incorporating into at least one packet in a first
one of the plurality of sub-streams at least some of handling
related information associated with a second one of the plurality
of sub-steams; and one or more processing circuits that process
each of the plurality of sub-streams for transmission over a
particular physical medium; and a plurality of transmit circuits
that generate, based on the processing of the plurality of
sub-streams, a plurality of signals for transmission over the
physical medium.
22. The system of claim 21, comprising a plurality of encoding
circuits that generate the plurality of encoded content
streams.
23. The system of claim 21, wherein the plurality of transmit
circuits concurrently transmit each of the plurality of signals,
via a respective communication channel in the physical medium.
24. The system of claim 21, wherein the combiner circuit generates
the single packet stream such that it has a constant bit rate.
25. The system of claim 21, wherein the combiner circuit inserts
into the single packet stream one or more null packets, based on
one or more insertion conditions.
26. The system of claim 21, comprising a control circuit, wherein
the control circuit: monitors performance during transmission of
the content; and configures or adjusts, based on the monitoring,
one or more of the generating of the single packet stream, the
generating of the plurality of sub-streams, the processing of the
plurality of sub-streams, and the generating of the plurality of
signals.
27. The system of claim 21, wherein the segmenting circuit appends
to each of the plurality of chunks a corresponding chunk header
that comprises the handling related information.
28. The system of claim 21, wherein the segmenting circuit
configures the handling related information to enable
reconstructing the packet stream at receiver-side.
29. A method comprising: generating a single packet stream
comprising packets corresponding to a plurality of encoded content
streams; splitting the single packet stream into a plurality of
sub-streams, wherein the splitting comprises: grouping packets
corresponding to the single packet stream into a plurality of
chunks, each associated with a respective one of the plurality of
sub-streams; adding to each of the plurality of chunks,
corresponding handling related information; and incorporating into
at least one packet in a first one of the plurality of sub-streams
at least some of handling related information associated with a
second one of the plurality of sub-steams; and processing the
plurality of sub-streams for transmission over a particular
physical medium; and generating based on the processing, a
plurality of signals for transmission over the physical medium.
30. The method of claim 29, comprising generating the plurality of
encoded content streams.
31. The method of claim 29, comprising concurrently transmitting
each of the plurality of signals, via a respective communication
channel in the physical medium.
32. The method of claim 29, comprising generating the single packet
stream such that it has a constant bit rate.
33. The method of claim 29, comprising inserting into the single
packet stream one or more null packets, based on one or more
insertion conditions.
34. The method of claim 29, comprising: monitoring performance
during transmission of the content; and configuring or adjusting,
based on the monitoring, one or more of the generating of the
single packet stream, the generating of the plurality of
sub-streams, the processing of the plurality of sub-streams, and
the generating of the plurality of signals.
35. The method of claim 29, wherein the splitting comprises
appending to each of the plurality of chunks a corresponding chunk
header that comprises the handling related information.
36. The method of claim 29, comprising configuring the handling
related information to enable reconstructing the packet stream at
receiver-side.
37. A system comprising: one or more communication circuits that
receive signals communicated over one or more channels in a
physical medium; and one or more processing circuits that: process
the received signals; reconstruct, based on processing of the
received signals, a plurality of sub-streams, comprising a
plurality of packets and corresponding to an encoded content;
combine the plurality of sub-streams into a single packet stream;
and extract from the single packet steams, a plurality of encoded
content streams.
38. The system of claim 37, wherein the one or more processing
circuits obtain handling related information, for use in the
reconstructing of the plurality of sub-streams, from one or more of
the received signals, the plurality of sub-streams, and the single
packet stream.
39. The system of claim 38, wherein the one or more processing
circuits control and/or adjust, based on the handling related
information, one or more of reconstructing of the plurality of
sub-streams, combining of the plurality of sub-stream into the
single packet stream, and handling of the single packet stream.
40. The system of claim 38, wherein the one or more processing
circuits: obtain from at least one packet corresponding to a first
one of the plurality of sub-streams, based on processing of the
received signal, handling related information; and reconstruct
based on the handling related information, a second one of the
plurality of sub-streams.
Description
CLAIM OF PRIORITY
[0001] This patent application is a continuation of U.S.
Provisional patent application Ser. No. 14/586,150, filed on Dec.
30, 2014, which makes reference to, claims priority to and claims
benefit from U.S. Provisional Patent Application Ser. No.
61/921,774, filed on Dec. 30, 2013. Each of the above identified
applications is hereby incorporated herein by reference in its
entirety.
TECHNICAL FIELD
[0002] Aspects of the present disclosure relate to communications
and video processing. More specifically, certain implementations of
the present disclosure relate to methods and systems for channel
bonding for ultra-high definition video background.
BACKGROUND
[0003] Conventional approaches to media transmission and/or
reception may be inefficient for, or incapable of handling
ultra-high definition video. Further limitations and disadvantages
of conventional and traditional approaches will become apparent to
one of skill in the art, through comparison of such systems with
some aspects of the present disclosure as set forth in the
remainder of the present application with reference to the
drawings.
BRIEF SUMMARY
[0004] System and methods are provided for channel bonding for
ultra-high definition video background, substantially as shown in
and/or described in connection with at least one of the figures, as
set forth more completely in the claims.
[0005] These and other advantages, aspects and novel features of
the present disclosure, as well as details of an illustrated
embodiment thereof, will be more fully understood from the
following description and drawings.
BRIEF DESCRIPTION OF SEVERAL VIEWS OF THE DRAWINGS
[0006] FIG. 1A depicts an example channel bonding transmitter for
ultra-high definition video.
[0007] FIG. 1B depicts chunks of MPEG packets generated in a
channel bonding transmitter for ultra-high definition video.
[0008] FIG. 2 depicts an example receiver configured for receiving
transmissions from a channel bonding transmitter for ultra-high
definition video.
[0009] FIG. 3 depicts a flowchart of an example process for
transmission of ultra-high definition video.
[0010] FIG. 4 depicts a flowchart of an example process for
reception of ultra-high definition video.
DETAILED DESCRIPTION OF THE INVENTION
[0011] As utilized herein the terms "circuits" and "circuitry"
refer to physical electronic components (e.g., hardware) and any
software and/or firmware ("code") which may configure the hardware,
be executed by the hardware, and or otherwise be associated with
the hardware. As used herein, for example, a particular processor
and memory may comprise a first "circuit" when executing a first
one or more lines of code and may comprise a second "circuit" when
executing a second one or more lines of code. As utilized herein,
"and/or" means any one or more of the items in the list joined by
"and/or". As an example, "x and/or y" means any element of the
three-element set {(x), (y), (x, y)}. In other words, "x and/or y"
means "one or both of x and y." As another example, "x, y, and/or
z" means any element of the seven-element set {(x), (y), (z), (x,
y), (x, z), (y, z), (x, y, z)}. In other words, "x, y and/or z"
means "one or more of x, y, and z." As utilized herein, the term
"exemplary" means serving as a non-limiting example, instance, or
illustration. As utilized herein, the terms "for example" and
"e.g." set off lists of one or more non-limiting examples,
instances, or illustrations. As utilized herein, circuitry is
"operable" to perform a function whenever the circuitry comprises
the necessary hardware and code (if any is necessary) to perform
the function, regardless of whether performance of the function is
disabled or not enabled (e.g., by a user-configurable setting,
factory trim, etc.).
[0012] FIG. 1A depicts an example channel bonding transmitter for
ultra-high definition video. Shown in FIG. 1A is a transmitter
100.
[0013] The transmitter 100 may comprise suitable circuitry for
transmitting video, particularly comprising ultra-high definition
(UHD) video. For example, as shown in the example implementation
depicted in FIG. 1A, the transmitter 100 may comprise K (an integer
greater than or equal to 1) ultra-high definition video encoder
circuits 102.sub.1-102.sub.K, a statistical multiplexer circuit
104, a segmenting circuit 106, N (an integer greater than or equal
to 2) modulator circuits 108.sub.1-108.sub.N, and N analog/RF
front-end circuits 110.sub.1-110.sub.N.
[0014] Each of the ultra-high definition video encoder circuits
102.sub.1-102.sub.K may be operable to generate a corresponding
encoded ultra-high definition video stream (103.sub.1-103.sub.K).
For example, the ultra-high definition video encoder circuits
102.sub.1-102.sub.K may generate a plurality of MPEG streams
carrying ultra-high definition (UHD) video.
[0015] The statistical multiplexer circuit 104 may be operable to
multiplex a plurality of outputs (e.g., MPEG streams) onto a single
stream (e.g., a packet stream 105). In this regard, the packet
stream may be generated such that it has a constant bit rate.
[0016] The segmenting circuit 106 may be operable to split a single
input stream into a corresponding plurality (e.g. N) of sub-streams
(sub-streams 107.sub.1-107.sub.N, in the example implementation
shown in FIG. 1A).
[0017] Each of the modulator circuits 108.sub.1-108.sub.N may be
operable to perform necessary processing, particularly modulation,
on a corresponding input (e.g., one of the sub-streams
107.sub.1-107.sub.N), to enable generating data that is suitable
for incorporating into analog/RF carrier signals.
[0018] The analog/RF front-end circuits 110.sub.1-110.sub.N may be
operable transmit an analog/RF signals, corresponding to the
sub-streams, onto a physical medium 112 (e.g., air, wires, and/or
optical fibers). In this regard, each analog/RF front-end circuit
110.sub.i may be operable to process a signal for transmission via
a respective channel of the physical medium 112. The processing may
comprise, for example, amplifying, filtering, digital-to-analog
conversion, etc.
[0019] In operation, the ultra-high definition video encoder
circuits 102.sub.1-102.sub.K generate a plurality of outputs
(103.sub.1-103.sub.K), comprising encoded ultra-high definition
video, which may be input into the statistical multiplexer circuit
104. The statistical multiplexer circuit 104 may multiplex the
outputs of the encoder circuits 102.sub.1-102.sub.K (that is the
outputs 103.sub.1-103.sub.K) with a goal of generating the packet
stream 105 have a constant bit rate. In some instances, to achieve
a constant bit rate, or because achieving a constant bit rate may
not be feasible at the time, the statistical multiplexer circuit
104 may insert null (empty) packets into the packet stream 105. The
packet stream 105 may be input into the segmenting circuit 106,
which may split the packet stream 105 into the corresponding N
sub-streams 107.sub.1-107.sub.N. The packet stream 105 may be split
in this manner because the bit rate of the packet stream 105 may be
too high for a single modulator circuit 108.sub.i and/or a single
analog/RF front-end circuit 110.sub.i to handle.
[0020] The splitting of the packet stream 105 into sub-streams
107.sub.1-107.sub.N performed by segmenting circuit 106 may
comprise, for example, grouping every M*N MPEG packets of packet
stream 105 into N chunks of M (a variable number) MPEG packets
each. Further, to aid the receiver in reconstructing the stream 105
from the sub-streams 107.sub.1-107.sub.N, the segmenting circuit
106 may append a chunk header to each of the chunks. The chunk
header may include, for example, a sequence number and/or a time
stamp.
[0021] Each of the sub-streams 107.sub.1-107.sub.N may be input to
a corresponding one of the modulator circuits 108.sub.1-108.sub.N,
which may perform the necessary modulation (and/or any additional
processing that may needed), to generate data that may be
incorporated (via a corresponding one of the analog/RF front-end
circuits 110.sub.1-110.sub.N) into a carrier analog/RF signal. The
resultant analog/RF signals may then be transmitted into the
physical medium 112.
[0022] FIG. 1B depicts chunks of MPEG packets generated in a
channel bonding transmitter for ultra-high definition video. Shown
in FIG. 1B is an example structure of the packet stream 105
generated during a particular example use scenario of the
transmitter 100 shown in FIG. 1A. Shown in FIG. 1B is a number
(e.g., L) packets of the packet stream 105 which has been split
into a number of chunks--e.g., into chunks 150.sub.1 to
150.sub.ceiling(L/M). Each chunk 150.sub.x may comprise M packets
154 and a chunk header 152. Thus, each chunk 150.sub.x
(1.ltoreq.x.ltoreq.ceiling(L/M)) may be conveyed to modulator
circuit 108.sub.xmodN.
[0023] Typically, where a receiver is not able to recover the
header for a particular chunk of packets, all packets of the chunk
may be lost. However, generating packet streams in accordance with
the present disclosure (e.g., the packet stream 105), guards
against such loss of packets.
[0024] In an example implementation, if a chunk 150.sub.x sent on
sub-stream 107.sub.xmodN has one or more null packets, the
segmenting circuit 106 and/or the corresponding modulator circuit
108.sub.i may repeat some or all of the chunk header 152 of the
chunk 150.sub.x in the null packet(s) of chunk 150.sub.x.
[0025] In an example implementation, if chunk 150.sub.x sent on
sub-stream 107.sub.xmodN has one or more null packets, the
segmenting circuit 106 and/or the corresponding modulator circuit
108.sub.i may repeat some or all of the chunk header 152 of one or
more other chunks 150.sub.y (y.noteq.x) in the null packet(s) of
chunk 150.sub.x.
[0026] In an example implementation, performance monitoring may be
used to enhance transmission reliability (e.g., guarding against
loss of packets). For example, relative performance of the
modulator circuits 108.sub.1-108.sub.N, the analog/RF front-end
circuits 110.sub.1-110.sub.N, and/or channels onto which the
analog/RF front-end circuits 110.sub.1-110.sub.N transmit may be
monitored. Based on such monitoring, it may be determined which
chunks are most likely to suffer loss of their chunk header in
route to a receiver. Based on such determination, a chunk header
that is relatively more likely to be lost in transit may be
repeated in one or more other sub-streams in which the information
is less likely to be lost.
[0027] In accordance with various example implementations,
circuitry of a transmitter (e.g., circuitry of the transmitter 100,
as described with respect to FIG. 1A, for example) may receive, in
parallel, a plurality of chunks a packet stream, and may be
operable to process the chunks in a manner that may enable
enhancing transmission (e.g., reliability thereof). The processing
may comprise, e.g., extracting from one or more chunks information
related thereto, identifying possible suitable packets in one or
more chunks for insertion of information, and insertions of
information relating to one or more chunks, such as to enhance
transmission reliability. Further, buffering may be used during
such processing, such as when some chunks are received subsequent
to others.
[0028] For example, in accordance with an example implementation,
the circuitry may receive a first chunk and a second chunk of a
packet stream, where the first chunk may comprise a first chunk
header and the second chunk may comprise a second chunk header. The
circuitry may be operable to detect a first null packet in the
first chunk, and insert information from the first chunk header in
the detected first null packet. Further, in some instances,
information from the second chunk header may also be inserted in
the detected first null packet (e.g., to enable using the second
chunk in obtaining information at the receiver-side). The circuitry
may also detect a second null packet in the second chunk, and may
insert information from the first chunk header in the detected
second null packet. Further, in some instances, information from
the second chunk header may also be inserted in the detected second
null packet.
[0029] Hence, the transmission reliability may be enhanced by
insertion information (e.g., when needed). For example, the
circuitry may determine that packets of the first chunk are more
likely to be lost than packets of the second chunk. In response to
the determination, the circuitry may extract information from the
first chunk header, and may insert that information into the second
chunk (e.g., in the second null packet). Similarly, where the
circuitry may determine that packets of the second chunk are more
likely to be lost than packets of the first chunk, the circuitry
may, in response to that determination, extract information from
the second chunk header, and may insert that information into the
first chunk (e.g., in the first null packet).
[0030] In some instances, additional chunks may be received in
parallel, and may also be used. For example, in accordance with an
example implementation, the circuitry may receive a third chunk of
the packet stream in parallel with the first chunk and the second
chunk. The third chunk may then be handled and/or used--e.g., the
circuitry may insert information from the second chunk header and
the third chunk header into the first null packet.
[0031] In some instances, additional chunks may be received
subsequently (after current chunks have been received and handled).
Hence, already received chunks (e.g., the first and second chunks)
may be buffered, such as to enable processing (and using) the
additional chunk(s) in enhancing transmission (e.g., transmission
thereof). For example, the circuitry may buffer the first chunk and
the second chunk, until a third chunk (e.g., sent via the same
channel as the first chunk or via the same channel as the second
chunk) is subsequently received. In an alternative scenario, the
circuitry may buffer the first chunk and the second chunk until the
circuitry receive, subsequent to receiving the first chunk and
second chunk, receive, in parallel, a third chunk and a fourth
chunk of the packet stream, the third chunk comprising a third
chunk header and the fourth chunk comprising a fourth chunk header.
The circuitry may then insert information from the third chunk
header into the first null packet. The circuitry may insert the
fourth chunk header into the second null packet.
[0032] FIG. 2 depicts an example receiver configured for receiving
transmissions from a channel bonding transmitter for ultra-high
definition video. Shown in FIG. 2 is a receiver 200.
[0033] The receiver 200 may comprise suitable circuitry for
receiving video, particularly comprising ultra-high definition
(UHD) video. For example, as shown in the example implementation
depicted in FIG. 2, the receiver 200 may comprise K (an integer
greater than or equal to 1) ultra-high definition video decoder
circuits 202.sub.1-202.sub.K, a demultiplexer circuit 204, a
desegmenting circuit 206, N (an integer greater than or equal to 2)
demodulator circuits 208.sub.1-208.sub.N, and N analog/RF front-end
circuits 210.sub.1-210.sub.N.
[0034] Each of the analog/RF front-end circuits 210.sub.1-210.sub.N
may be operable to receive a signal (e.g., via a respective channel
of the physical medium 112) and to process the signal. The
processing may comprise, for example, amplifying, filtering,
analog-to-digital conversion, etc.
[0035] Each of the demodulator circuits 208.sub.1-208.sub.N may be
operable to demodulate its input, generating a corresponding one of
a plurality outputs, which may correspond to a plurality of
sub-streams (e.g., sub-stream 107.sub.1-107.sub.N) generated and
used at the transmitter-side.
[0036] The desegmenting circuit 206 may be operable to (re)generate
a single stream from a corresponding plurality (e.g., N) of
sub-streams (sub-streams 107.sub.1-107.sub.N).
[0037] The demultiplexer circuit 204 may be operable to demultiplex
a single stream (e.g., a packet stream 105) into a plurality (e.g.,
K) of outputs. In this regard, each of the outputs may comprise
encoded ultra-high definition video.
[0038] Each of the ultra-high definition video decoder circuits
202.sub.1-202.sub.K may be operable to decode an encoded ultra-high
definition video input (e.g., one of the 103.sub.1-103.sub.K
streams), thus allowing for extraction of the original ultra-high
definition video.
[0039] In operation, the receiver 200 may be operable to receive
and process signals that carry encoded ultra-high definition (UHD)
video, particularly signals that have been generated and
transmitted by an transmitter implemented in accordance with the
present disclosure (e.g., the transmitter 100 of FIG. 1A). For
example, during example use scenarios, each analog/RF front-end
circuit 210.sub.i may be operable to process (e.g., amplifies,
filters, performs analog-to-digital conversion on, etc.) a signal
received via a respective channel of the physical medium 112 and
output the processed signal to a corresponding demodulator circuit
208.sub.i. The corresponding demodulator circuit 208.sub.i may
demodulate its input, thus generating the corresponding sub-stream
(e.g., sub-stream 107.sub.i). Next, the desegmenting circuit 206,
using the chunk header information (found in the chunk headers 152
themselves and/or repeated in null packets, for example) may merge
the sub-streams (e.g., sub-streams 107.sub.1-107.sub.N) back into a
single packet stream (e.g., the packet stream 105). The
demultiplexer circuit 204 may then demultiplex the packets of the
single stream, thus generating ((re)obtaining) a plurality of
encoded streams which may be conveyed to the ultra-high definition
video decoder circuits 202.sub.1-202.sub.K, for decoding each of
the encoded streams.
[0040] In some instances, the implementation and/or operation of
the receiver 200 may be configured based on the implementation
and/or operation of the transmitter from which the received video
originates. For example, the receiver 200 may be configured to
utilize and/or rely on measures used at the transmitter-side to
guard against loss of packets.
[0041] In an example implementation, where the chunk header 152 of
received chunk 150.sub.x has been lost or corrupted, the
demodulator 208.sub.xmodN and/or the desegmenting circuit 206 may
be operable to recover the lost header by extracting the
information from a null packet of the chunk 150.sub.x and/or a null
packet of a chunk 150.sub.y (y x), where 150.sub.y may be received
before 150.sub.x, after 150.sub.x, or in parallel with 150.sub.x
via a front-end 210.sub.ymodN and demodulator 208.sub.ymodN
(ymodN.noteq.xmodN).
[0042] In an example implementation where lost header information
of chunk 150.sub.x has not been inserted into any null packet or
otherwise retransmitted, aspects of this disclosure may enable the
receiver 200 to deduce information of the lost header based on
header information of one or more chunk headers of chunks received
before, after, and/or in parallel with chunk 150.sub.x.
[0043] FIG. 3 depicts a flowchart of an example process for
transmission of ultra-high definition video. Shown in FIG. 3 is
flow chart 300, comprising a plurality of example steps
(represented as blocks 302-312), which may be performed in a
suitable system (e.g., transmitter 100 of FIG. 1A) to facilitate
transmission of ultra-high definition (UHD) video.
[0044] In step 302, multiple ultra-high definition (UHD) video
streams (e.g., MPEG steams) may be generated (e.g., by encoder
circuits 102.sub.1-102.sub.K of the transmitter 100).
[0045] In step 304, the multiple UHD video (MPEG) streams may be
combined (e.g., multiplexed, via the multiplexer circuit 104 for
example) into a single stream (e.g., the packet stream 105), with
the goal of achieving a constant bit rate.
[0046] In step 306, the single stream (e.g., the packet stream 105)
may be segmented (e.g., via the segmenting circuit 106). For
example, the single stream may be segmented into chunks of a
particular number (e.g., M) of packets each.
[0047] In step 308, additional information may be inserted into the
chunks, such as information that enables a receiver to merge the
chunks to recover the stream 105. For example, a chunk header 152
may be added to each of the chunks. Further, to guard against
losing a whole chunk of packets as a result of a lost or corrupted
chunk header, other information may also be added into the
stream--e.g., redundant information may be inserted into null
packets of one or more of the chunks.
[0048] In step 310, each group of a particular number (e.g., N) of
chunks is distributed among N transmit paths. For example, each
transmit path may comprise a modulation component (e.g., modulator
circuit 108.sub.i) and a front-end component (e.g., analog/RF
front-end circuit 110.sub.i). Distributing the chunks into and use
of the multiple transmit paths, may allow for transmitting of the N
chunks in parallel.
[0049] In step 312, each of the N chunks may be processed by a
respective one of the N transmit paths and sent onto a respective
one of N channels of the physical medium 112.
[0050] FIG. 4 depicts a flowchart of an example process for
reception of ultra-high definition video. Shown in FIG. 4 is flow
chart 400, comprising a plurality of example steps (represented as
blocks 402-410), which may be performed in a suitable system (e.g.,
receiver 200 of FIG. 2) to facilitate reception of ultra-high
definition (UHD) video.
[0051] In step 402, signals carrying a number (e.g., N) of chunks
of MPEG packets are received via a physical medium (e.g., via
corresponding N channels of the physical medium 112 physical medium
112).
[0052] In step 404, the received chunks are processed, via a
corresponding number (e.g., N) of receive paths. For example, each
receiver path may comprise a front-end component (e.g., analog/RF
front-end circuit 210.sub.i) and a demodulation component (e.g.,
demodulator circuit 208.sub.i). The processing performed via the
receiver paths may enable recovery of a plurality of sub-streams
(e.g., sub-streams 107.sub.1-107.sub.N) corresponding to (or
originally embedded, at the transmitter-side) the received
chunks.
[0053] In step 406, the sub-streams 107.sub.1-107.sub.N may be
processed (e.g., by the desegmenting circuit 206) to merge
(de-segment) the chunks back into the original stream (e.g., the
packet stream 105). The merging may use information included in the
received chunks (e.g., in the chunk headers 152 and/or information
in null packets of the chunks), such as when the chunk headers were
lost or corrupted, for example.
[0054] In step 408, the merged stream (e.g., the packet stream 105)
may be processed (e.g., demultiplexed, via the demultiplexer
circuit 204 for example) to enable extracting the multiple encoded
video streams (e.g., MPEG streams 103.sub.1-103.sub.K) that
originally had been combined, at the transmitter-side, into (to
form) the merged stream.
[0055] In step 410, the encoded video streams (e.g., MPEG streams
103.sub.1-103.sub.K) may be decoded (e.g., via the decoder circuits
202.sub.1-202.sub.K) to enable extracting (obtaining) the
ultra-high definition video.
[0056] Other embodiments of the invention may provide a
non-transitory computer readable medium and/or storage medium,
and/or a non-transitory machine readable medium and/or storage
medium, having stored thereon, a machine code and/or a computer
program having at least one code section executable by a machine
and/or a computer, thereby causing the machine and/or computer to
perform the processes as described herein.
[0057] Accordingly, various embodiments in accordance with the
present invention may be realized in hardware, software, or a
combination of hardware and software. The present invention may be
realized in a centralized fashion in at least one computing system,
or in a distributed fashion where different elements are spread
across several interconnected computing systems. Any kind of
computing system or other apparatus adapted for carrying out the
methods described herein is suited. A typical combination of
hardware and software may be a general-purpose computing system
with a program or other code that, when being loaded and executed,
controls the computing system such that it carries out the methods
described herein. Another typical implementation may comprise an
application specific integrated circuit or chip.
[0058] Various embodiments in accordance with the present invention
may also be embedded in a computer program product, which comprises
all the features enabling the implementation of the methods
described herein, and which when loaded in a computer system is
able to carry out these methods. Computer program in the present
context means any expression, in any language, code or notation, of
a set of instructions intended to cause a system having an
information processing capability to perform a particular function
either directly or after either or both of the following: a)
conversion to another language, code or notation; b) reproduction
in a different material form.
[0059] While the present invention has been described with
reference to certain embodiments, it will be understood by those
skilled in the art that various changes may be made and equivalents
may be substituted without departing from the scope of the present
invention. In addition, many modifications may be made to adapt a
particular situation or material to the teachings of the present
invention without departing from its scope. Therefore, it is
intended that the present invention not be limited to the
particular embodiment disclosed, but that the present invention
will include all embodiments falling within the scope of the
appended claims.
* * * * *