U.S. patent application number 14/575167 was filed with the patent office on 2016-06-23 for capacitance-to-digital converter utilizing digital feedback and auxiliary dac.
The applicant listed for this patent is Silicon Laboratories Inc.. Invention is credited to Louis Nervegna, Michael H. Perrott.
Application Number | 20160182081 14/575167 |
Document ID | / |
Family ID | 52110302 |
Filed Date | 2016-06-23 |
United States Patent
Application |
20160182081 |
Kind Code |
A1 |
Perrott; Michael H. ; et
al. |
June 23, 2016 |
CAPACITANCE-TO-DIGITAL CONVERTER UTILIZING DIGITAL FEEDBACK AND
AUXILIARY DAC
Abstract
A capacitance-to-digital converter circuit s a capacitor bridge
circuit to sense a difference in capacitance between sense
capacitors and fixed capacitors in the bridge circuit. The sense
capacitors vary according to a sensed parameter. Auxiliary
capacitor digital to analog converters (DACs) are coupled to the
capacitor bridge circuit to cancel the sensed difference. An analog
to digital converter (ADC) receives a signal generated by the
capacitor bridge circuit and the auxiliary capacitor DACs and
converts the received signal to a digital signal. A digital
accumulator accumulates the ADC output, whose output represents the
difference in capacitance between the sense capacitors and the
fixed capacitors. The accumulator output is used to control the
auxiliary capacitor DACs to offset the difference in capacitance
between the sense capacitors and the fixed capacitors. The
accumulator output also provides the basis for the
capacitance-to-digital circuit output.
Inventors: |
Perrott; Michael H.;
(Nashua, NH) ; Nervegna; Louis; (Andover,
MA) |
|
Applicant: |
Name |
City |
State |
Country |
Type |
Silicon Laboratories Inc. |
Austin |
TX |
US |
|
|
Family ID: |
52110302 |
Appl. No.: |
14/575167 |
Filed: |
December 18, 2014 |
Current U.S.
Class: |
341/143 |
Current CPC
Class: |
H03M 3/476 20130101;
H03M 3/362 20130101; G01N 27/26 20130101; H03M 3/496 20130101; H03M
3/464 20130101; G01D 5/24 20130101; G01R 17/105 20130101; G01R
27/2605 20130101 |
International
Class: |
H03M 3/00 20060101
H03M003/00 |
Claims
1. A capacitance-to-digital converter circuit comprising: a
capacitor bridge circuit to sense a difference in capacitance
between one or more sense capacitors and other capacitors in the
bridge circuit; auxiliary capacitor digital to analog converters
(DACs) coupled to the capacitor bridge circuit to reduce a
magnitude of an error signal corresponding to the sensed
difference; an analog to digital converter (ADC) coupled to the
capacitor bridge circuit and the auxiliary capacitor DACs to
convert the error signal whose magnitude is reduced by the
auxiliary capacitor DACs to a digital signal; a digital accumulator
coupled to the ADC to accumulate the digital signal from the ADC;
and wherein the auxiliary capacitor DACs are controlled to offset
the difference in capacitance between the one or more sense
capacitors and the other capacitors in the bridge circuit based on
the accumulated digital signal.
2. The capacitance-to-digital converter circuit as recited in claim
1 wherein the one or more sense capacitors are responsive to change
in capacitance in accordance with change in a sensed parameter.
3. The capacitance-to-digital converter circuit as recited in claim
1 further comprising a feedback capacitance circuit coupled to the
bridge circuit and controlled by the digital signal from the ADC to
cancel a residual error caused by incomplete cancellation by the
auxiliary capacitor DACs of the difference in capacitance between
the sense capacitors and the other capacitors in the bridge
circuit.
4. The capacitance-to-digital converter circuit as recited in claim
3 wherein the feedback capacitance circuit comprises a first
feedback capacitance selectively coupled to a first node of the
capacitor bridge circuit according to a first value of the digital
signal and coupled to a second node of the capacitor bridge circuit
according to a second value of the digital signal and wherein the
feedback capacitance circuit further comprises a second feedback
capacitance selectively coupled to the second node of the capacitor
bridge circuit according to the first value of the digital signal
and coupled to the first node of the capacitor bridge circuit
according to the second value of the digital signal
5. The capacitance-to-digital converter circuit as recited in claim
1 wherein a first of the auxiliary capacitor DACs comprises a first
plurality of unit capacitors selectively coupled to a first node or
a second node of the capacitor bridge circuit based on the
accumulated digital signal and wherein a second of the auxiliary
capacitor DACs comprises a second plurality of unit capacitors
selectively coupled to the second node or the first node of the
capacitor bridge circuit according to the accumulated digital
signal.
6. The capacitance-to-digital converter circuit as recited in claim
4 further comprising a digital control circuit to provide control
signals to the auxiliary DACs, the digital control circuit
including the digital accumulator, the digital control circuit
further including a digital delta sigma modulator coupled to
receive the accumulated digital signal from the digital
accumulator.
7. The capacitance-to-digital converter circuit as recited in claim
1 wherein the accumulated digital signal corresponds to the
difference in capacitance between the one or more sense capacitors
and the other capacitors in the bridge circuit.
8. The capacitance-to-digital converter circuit as recited in claim
1 further comprising a digital control circuit including the
digital accumulator, and wherein the digital control circuit
further comprises fast settling logic coupled to receive the
digital signal from the ADC and responsive to a predetermined
number of consecutive bits of the digital signal having an equal
value, to supply a step value to the digital accumulator to improve
settling time of the capacitance-to-digital converter.
9. The capacitance-to-digital converter circuit as recited in claim
1 further comprising a digital control circuit including the
digital accumulator, and wherein the digital control circuit
further comprises a digital accumulate and dump circuit coupled to
the digital accumulator to compute a scaled average of a
predetermined number of samples of the digital accumulator and
provide the scaled average as an output signal, the output signal
corresponding to the difference in capacitance between the one or
more sense capacitors and the other capacitors in the bridge
circuit.
10. The capacitance-to-digital converter circuit as recited in
claim 1 further comprising an analog integrator circuit including
an amplifier and switched capacitors coupled to the bridge circuit
to rectify and accumulate the error signal generated by the
capacitor bridge circuit and the feedback and auxiliary capacitor
DACs and wherein the analog integrator circuit forms part of the
ADC.
11. The capacitance-to-digital converter circuit as recited in
claim 10 wherein the ADC corresponds to a delta sigma
modulator.
12. The capacitance-to-digital converter circuit as recited in
claim 10 wherein the capacitor bridge circuit further comprises a
first switch to couple a first node of the capacitor bridge circuit
to one of a first and second reference voltages according to a
first clock signal and a second switch to couple a second node of
the capacitor bridge circuit to one of the second and the first
reference voltages according to a second clock signal, the second
clock signal being an inverse of the first clock signal, and
wherein a third node of the capacitor bridge circuit is coupled to
a first input of the amplifier and is coupled to one of the
switched capacitors and a fourth node of the capacitor bridge
circuit is coupled to a second input of the amplifier and is
coupled to another one of the switched capacitors.
13. A method comprising: sensing a difference in capacitance
between one or more sense capacitors and other capacitors in a
capacitor bridge circuit; offsetting the sensed difference using
auxiliary capacitor digital-to-analog converters (DACs) coupled to
the bridge circuit to generate a remaining sensed difference;
converting the remaining sensed difference to a digital signal
using an analog-to-digital converter (ADC); accumulating the
digital signal using a digital accumulator, the accumulated digital
signal corresponding to the sensed difference between the one or
more sense capacitors and the other capacitors; and controlling the
auxiliary capacitor digital-to-analog converters (DACs) based on
the accumulated digital signal.
14. The method as recited in claim 13 further comprising canceling
a difference in capacitance between the sense capacitors and the
other capacitors in the bridge circuit using the auxiliary
capacitor DACs.
15. The method as recited in claim 14 further comprising;
controlling a feedback capacitor circuit coupled to the bridge
circuit using the digital signal to cancel a residual error caused
by incomplete cancellation by the auxiliary capacitor DACs of the
difference in capacitance between the one or more sense capacitors
and the other capacitors in the bridge circuit.
16. The method as recited in claim 14 further comprising using a
digital delta sigma modulator coupled to the digital accumulator to
generate signals for use in controlling the auxiliary capacitor
DACs.
17. The method as recited in claim 13 further comprising generating
a scaled average of a predetermined number of samples based on the
digital accumulator and providing the scaled average as an output
signal corresponding to the difference in capacitance between the
one or more sense capacitors and the other capacitors in the bridge
circuit.
18. The method as recited in claim 13 further comprising
accumulating the signal supplied from the bridge circuit as offset
by the auxiliary capacitor DACs using an analog integrator circuit
of the ADC, the analog integrator circuit including an amplifier
and switched capacitors coupled to the bridge circuit.
19. A capacitance-to-digital converter comprising: a capacitor
bridge circuit including one or more first capacitors that vary
according to a sensed parameter and second capacitors, the bridge
circuit creating an error signal corresponding to a difference in
capacitance between the one or more first capacitors and the second
capacitors; one or more auxiliary capacitor digital-to-analog
converters (DACs) coupled to the capacitor bridge circuit to offset
the difference in capacitance sensed by the capacitor bridge
circuit; an analog-to-digital converter (ADC) coupled to the
capacitor bridge circuit to supply a digital signal corresponding
to a difference in capacitance sensed by the capacitor bridge
circuit as offset by the one or more auxiliary capacitor DACs; a
feedback capacitance coupled to the digital signal from the ADC to
the capacitor bridge circuit to cancel a residual error caused by
incomplete cancellation by the one or more auxiliary capacitor DACs
of the difference in capacitance between the one or more first
capacitors and the second capacitors in the bridge circuit; a
digital feedback circuit that includes a digital accumulator to
accumulate the difference in capacitance sensed by the capacitor
bridge circuit as offset by the one or more auxiliary capacitor
DACs and supply an accumulated signal indicative thereof, the
accumulated signal corresponding to the difference in capacitance
between the one or more first capacitors and the second capacitors;
and wherein the digital feedback circuit is further configured to
control the one or more auxiliary capacitor DACs to offset the
difference in capacitance between the one or more first capacitors
and the second capacitors based on the accumulated signal; and
wherein the digital feedback circuit is further configured to
supply an output of the capacitance-to-digital converter based on
the accumulated signal.
20. The capacitance-to-digital converter as recited in claim 19
wherein the digital feedback circuit further comprises a digital
delta sigma modulator coupled to the digital accumulator and
configured to supply an output for use in controlling the one or
more auxiliary capacitor DACs.
21. The capacitance-to-digital converter as recited in claim 19
wherein the digital feedback circuit further comprises: fast
settling logic coupled to receive the digital signal from the ADC
and responsive to a predetermined number of consecutive bits of the
digital signal having an equal value, to supply a step value to the
digital accumulator to improve settling time of the
capacitance-to-digital converter; and a digital accumulate and dump
circuit coupled to the digital accumulator to compute a scaled
average of a predetermined number of samples of the digital
accumulator and provide the scaled average as an output signal of
the capacitance-to-digital-converter, the output signal
corresponding to the difference in capacitance between the one or
more first capacitors and the second capacitors in the bridge
circuit.
Description
CROSS-REFERENCE TO RELATED APPLICATION(S)
[0001] This application relates to the applications entitled
"Circuit Including a Switched Capacitor Bridge and Method,"
application Ser. No. 13/925,781, flied on Jun. 24, 2013, naming
Louis Nervegna et. al., as inventors; and the application entitled
"Capacitance to Digital Converter", application Ser. No.
13/954,955, filed on Jul. 30, 2013, naming Louis Nervegna et. al.,
as inventors, which applications are incorporated herein by
reference.
BACKGROUND
[0002] 1. Field of the Invention
[0003] This invention relates to capacitive-to-digital converters,
and more particularly to capacitive-to-digital converters to sense
a parameter using a bridge circuit.
[0004] 2. Description of the Related Art
[0005] Capacitance-to-digital conversion plays an important role in
many sensor applications such as measurement of pressure and
humidity. In these sensing applications, key performance metrics
include measurement range, resolution (i.e. rms noise of each
measurement sample), accuracy, conversion time, area, and power
consumption.
[0006] Due to the small size of capacitances that must be detected,
analog amplifiers typically form a critical building block of
capacitance-to-digital converters. These amplifiers often pose
performance limitations due to their finite DC gain, nonlinear gain
characteristic, and limited output swing. The finite DC gain and
nonlinear gain characteristic of the amplifier can lead to
nonlinearity in the capacitance-to-digital measurement
characteristic, which degrades its accuracy performance. The
limited output swing of the amplifier can lead to the need for a
large area for the capacitance-to-digital converter in order to
properly scale down voltage levels. Thus, improvements in
capacitance-to-digital conversion are desirable.
SUMMARY OF EMBODIMENTS OF THE INVENTION
[0007] Accordingly, in an embodiment, the use of a digital feedback
network reduces the impact of amplifier nonidealities on the
performance of the capacitance-to-digital converter.
[0008] In one embodiment, a capacitance-to-digital converter
circuit includes a capacitor bridge circuit to sense a difference
in capacitance between one or more sense capacitors and other
capacitors in the bridge circuit. Auxiliary capacitor digital to
analog converters (DACs) are coupled to the capacitor bridge
circuit to reduce the sensed difference observed at the output of
the bridge circuit. An analog to digital converter (ADC) receives a
signal generated by the capacitor bridge circuit and the auxiliary
capacitor DACs and converts the received signal to a digital
signal. A digital accumulator creates an accumulated digital signal
based on the digital signal supplied by the ADC. The auxiliary
capacitor DACs are controlled to offset a difference in capacitance
between the one or more sense capacitors and the other capacitors
in the bridge circuit based on the accumulated digital signal.
[0009] In another embodiment a method includes sensing a difference
in capacitance between one or more sense capacitors and other
capacitors in a capacitor bridge circuit. The sensed difference is
offset using auxiliary capacitor digital-to-analog converters
(DACs) coupled to the bridge circuit. An analog-to-digital
converter (ADC) is coupled to the capacitor bridge circuit and the
auxiliary capacitor DACs. The ADC generates a digital signal
corresponding to the sensed difference as offset by the auxiliary
capacitor DACs. A digital accumulator creates an accumulated
digital signal, the accumulated digital signal corresponding to the
sensed difference between the sense capacitors and other
capacitors. The auxiliary capacitor DACs are controlled to offset
the sensed difference based on the accumulated digital signal.
[0010] In another embodiment a capacitance-to-digital converter
includes a capacitor bridge circuit including one or more first
capacitors that vary according to a sensed parameter and second
capacitors. The bridge circuit senses a difference in capacitance
between the first capacitors and the second capacitors. One or more
auxiliary capacitor digital-to-analog converters (DACs) are coupled
to the capacitor bridge circuit to offset the difference in
capacitance sensed by the capacitor bridge circuit. An
analog-to-digital converter (ADC) is coupled to the capacitor
bridge circuit and the one or more auxiliary capacitor DACs, the
ADC is configured to supply a digital signal corresponding to a
difference in capacitance sensed by the capacitor bridge circuit as
offset by the one or more auxiliary capacitor DACs. A feedback
capacitance is coupled to the digital signal from the ADC and the
capacitor bridge circuit, with the digital signal from the ADC
being responsive to a residual error caused by incomplete
cancellation by the auxiliary capacitor DACs of the difference in
capacitance between the first capacitors and the second capacitors
in the bridge circuit. A digital feedback circuit includes a
digital accumulator to accumulate the difference in capacitance
sensed by the capacitor bridge circuit as offset by the one or more
auxiliary capacitor DACs and supplies an accumulated signal
indicative thereof. The accumulated signal corresponds to the
difference in capacitance between the first capacitors and the
second capacitors. The digital feedback path controls the auxiliary
DACs to offset the difference between the first capacitors and the
second capacitors based on the accumulated signal. The digital
control path also supplies an output of the capacitance-to-digital
converter based on the accumulated signal.
BRIEF DESCRIPTION OF THE DRAWINGS
[0011] The present invention may be better understood, and its
numerous objects, features, and advantages made apparent to those
skilled in the art by referencing the accompanying drawings.
[0012] FIG. 1 illustrates a capacitance-to-digital converter
utilizing a capacitive bridge network and a switched
capacitor-based analog-to-digital converter, which includes an
analog amplifier as part of its front-end integrator.
[0013] FIG. 2 illustrates an embodiment of a capacitance-to-digital
converter utilizing digital feedback and auxiliary capacitor
DACs.
DETAILED DESCRIPTION
[0014] FIG. 1 illustrates capacitance-to-digital converter 100 that
includes a switched capacitor based analog-to-digital converter
(ADC) 101 that contains an analog amplifier 102 to realize its
front-end integrator 103. The front-end integrator 103 rectifies
and integrates signals received from capacitive bridge network 105.
The illustrated capacitance-to-digital converter 100 has
similarities to that contained in patent application entitled
"Capacitance to Digital Converter" application Ser. No. 13/954,955,
mentioned above. In the capacitive bridge 105, C.sub.sense
capacitors 107 vary according to the sensed parameter (e.g.,
humidity or pressure) while C.sub.offset capacitors 109 are
fixed.
[0015] The voltage on the top and bottom nodes 120 and 122 of the
capacitor bridge 105 alternates between two reference voltages, a
positive voltage reference V.sub.refp 111 and a negative reference
voltage V.sub.refm 115, in order to generate charge transfer,
.DELTA.Q=+/-2(V.sub.refp-V.sub.refm)(C.sub.sense-C.sub.offset),
into the front-end integrator 103 during each capacitor sample,
where the sign of .DELTA.Q alternates between plus and minus with
period T.sub.ds corresponding to the clock signal 127. If
C.sub.sense=C.sub.offset, the charge transferred into the front-end
integrator is zero. The switches 121 and 123 are switched by the
clock signal 127 (or its inverse 125) having a period of T.sub.ds
to alternate the voltage supplied to the top and bottom nodes of
the capacitor bridge 105.
[0016] In the front end integrator 103, the switches 129 and 131
alternately couple the integration capacitor C.sub.int 133 between
the negative input and positive output or between the positive
input and the negative output of amplifier 102. Similarly, the
switches 135 and 137 alternately couple the integration capacitor
139 between the positive input and the negative output or between
the negative input and positive output of amplifier 102. The
integration capacitor switches are clocked by the clock signal 127.
FIG. 1 shows the position of the various switches at the beginning
of their associated clock cycle. The integration capacitor switches
perform the function of alternating the placement of the C.sub.int
capacitance within the front-end integrator, as shown in FIG. 1, in
order to rectify the charge transfer .DELTA.Q from the capacitor
bridge 105. For example, assume that .DELTA.Q has a waveform
corresponding to a square wave being supplied by the capacitive
bridge 105 and having an amplitude that corresponds to a difference
in capacitance between the two sides of the bridge. In the
illustrated embodiment, it is necessary to rectify the square wave
so that the current into the integrator 103 accumulates according
to the difference in capacitance. Without rectification, the
alternating charge from each side of the bridge will cancel rather
than accumulate over time.
[0017] The C.sub.sense capacitors change in response to the
parameter (e.g., pressure or humidity) being measured. Thus, the
charge
.DELTA.Q=+/-2(V.sub.refp-V.sub.refm)(C.sub.sense-C.sub.offset)
transferred into the integrator 103 becomes nonzero as C.sub.sense
changes to reflect the measured parameter. The rectified and
accumulated value from integrator 103 is supplied to the remainder
of the ADC 150. In an embodiment, the ADC is a second order delta
sigma modulator where the integrator 103 is the first of two
integrators forming the second order sigma delta modulator. Note
that different ADCs may be used in various embodiments. The ADC
illustrated in FIG. 1 generates an output ds_out(t) as a binary
stream having an average value corresponding to the sensed
parameter.
[0018] The rectified charge transfer to the front end integrator
103 is cancelled, on average, by charge transfer from the feedback
capacitors, C.sub.f, due to the fact that the ADC output
dynamically varies the C.sub.f connection between V.sub.refp and
V.sub.refm such that the average rectified charge transfer flowing
into the front-end integrator becomes zero. Thus, the Delta Sigma
output ds_out(t) 151 controls the switches 141 and 143 so that the
feedback capacitors are coupled to the bridge circuit in a manner
to cancel the charge transfer. Thus, the feedback capacitors
C.sub.f account for any difference C.sub.sense-C.sub.offset.
Thought of another way, the feedback capacitors function to offset
the sensed parameter value that is being supplied by the ADC.
[0019] Note that the feedback capacitors, C.sub.f, are connected
directly to the bridge capacitance 105 nodes that feed into the
frontend integrator 103 rather than through a switch, which avoids
the negative impact of charge injection due to this switch. As
such, the combined bridge and feedback capacitor network shown in
FIG. 1 allows the use of low values of C.sub.f without concern for
accuracy degradation of the capacitance-to-digital converter
measurement performance due to such charge injection.
[0020] An important issue associated with ADCs is that the ADC
utilizes amplifier circuits in bath the front-end integrator as
well as in the remaining ADC circuits. As is well known, large DC
gain is often required of such amplifiers in order to achieve
excellent accuracy and resolution performance. Also, a large
C.sub.int may be required to achieve an acceptably low output
swing. Finally, a simple amplifier implementation is desirable to
save design time, reduce design risk, and facilitate a low area and
power solution. Unfortunately, it can be difficult to meet each of
these objectives with the capacitance-to-digital topology shown in
FIG. 1.
[0021] In order to improve the system illustrated in FIG. 1, FIG. 2
shows an embodiment of a capacitance-to-digital converter 200 that
includes an ADC 201, digital feedback circuit 203, a capacitor
bridge circuit 205, and auxiliary capacitor DACs 210 and 212. Each
of the auxiliary capacitor DACs 210 and 212, have one or more unit
capacitors of value C.sub.dac. Instead of having the capacitance
C.sub.fb and thus ADC 201, cover the full range of capacitive
variation between C.sub.sense and C.sub.offset, the auxiliary
capacitor DACs 210 and 212 offset the difference in C.sub.sense and
C.sub.offset capacitance values in the bridge circuit 205 so that
ADC 201 sees no incoming current on average. If C.sub.sense varies
due to a change in the sensed parameter, the ADC 201 sees error
current at front-end integrator 206. The ADC 201 then adjusts the
ADC output ds_out(t) 205 such that its effective averaged value
becomes positive or negative (note that the ADC output ds_out(t)
205 is alternating between positive and negative values (for
instance, +1 and -1) even when error is zero), which will be
accumulated by the digital accumulator 211 in the digital feedback
circuit 203. In an embodiment the ADC 201 is a second order sigma
delta converter that includes the front-end integrator 206 and the
remainder 208 of the ADC 201. In other embodiments, the order of
the ADC may be different. The remainder of ADC 208 can include
additional accumulators, feedback paths, feedforward paths, and
quantization. For example, while not shown in the figure, the input
of the ADC 201 can be supplied in a feedforward path to be utilized
by the remainder of the ADC 208. The details of the front-end
integrator of FIGS. 1 and 2 are shown to explain the use of
chopping (which is needed for the chopped bridge structure that is
utilized in order to rectify the signal corresponding to the
capacitor bridge error), but the overall ADC 201 is not shown in
detail since the ADC can be implemented using any commonly known
discrete-time, switched capacitor topology. Note also, there are
other ways of setting up the switches to achieve the desired
chopping behavior, and FIGS. 1 and 2 are only examples of how to
achieve the desired chopping. Note also that while two sense
capacitors and two reference capacitors are shown in FIG. 2, other
embodiment may have other numbers of capacitors. For example, an
embodiment may utilize one sense capacitor and one reference
capacitor to realize a single-ended implementation. Another
embodiment may utilize one sense capacitor and three reference
capacitors to realize a differential implementation in which only
one side of the bridge contains the sense capacitor. In embodiments
with one sense capacitor, only a single feedback capacitor and a
single auxiliary capacitor DAC may be required, though additional
calibration DACs may be utilized as well.
[0022] In the embodiment illustrated in FIG. 2, the digital
feedback circuit 203, supplies the output 207 of the
capacitance-to-digital converter 200 that corresponds to the sensed
parameter. The input to be sensed, reflected in the C.sub.sense
capacitance, is tracked by the auxiliary DACs 210 and 212 as
controlled by the digital feedback path 203. The input tracking is
aided by the fact that infinite DC gain is achieved by the digital
accumulator used within the digital feedback path. The auxiliary
capacitor DACs 210 and 212, rather than feedback capacitors,
C.sub.fb, cancel out, on average, the rectified bridge charge,
.DELTA.Q. Therefore, the ADC 201 needs only to process the residual
error and operates at a fixed DC operating point (nominally the
mid-point of the ADC range, which typically corresponds to having
an average output of value zero assuming instantaneous ADC output
values of +1 and -1). The ADC 201 still controls the feedback
capacitors C.sub.fb, but the rectified charge created by the
capacitance C.sub.fb corresponds to the residual error caused by
incomplete cancellation of the bridge charge by the capacitor DACs,
and this residual error has an average value of zero.
[0023] In contrast, corresponds to the case where C.sub.f is added
on average to C.sub.sense or C.sub.offset in proportion to the
capacitor difference between C.sub.sense and C.sub.offset and
therefore the code coming out of the sigma delta modulator of ADC
101 represents the capacitance difference between C.sub.sense and
C.sub.offset. In the embodiment of FIG. 1, C.sub.f has to be large
enough to cover full range of capacitive difference between
C.sub.sense and C.sub.offset.
[0024] Referring again to FIG. 2, since the ADC 201 only needs to
process a residual error signal, the value of C.sub.f can be
reduced since the range of the residual error signal is
considerably smaller than that of the signal (i.e. the bridge
transfer charge .DELTA.Q which would vary according to the
difference between C.sub.sense and C.sub.offset in the absence of
the feedback from C.sub.fb and C.sub.dac). In an embodiment, the
value of C.sub.fb is set to approximately twice the C.sub.dac unit
value, though the optimal ratio of C.sub.fb to the unit C.sub.dac
value may vary across different applications. That implies that the
value of C.sub.fb is reduced as the number of C.sub.dac units,
labeled as N in FIG. 2, is increased. For many applications, a
practical value of N is in the range of 15 to 31, which implies a
decrease in the value of C.sub.fb by a factor of 8 to 16 as
compared to the feedback capacitance C.sub.f of FIG. 1. The
resulting reduction of C.sub.fb and unit value of C.sub.dac lead to
dramatically reduced quantization noise from the ADC, which, in
turn, reduces the output range required of the front-end integrator
206 given a fixed value of C.sub.int and also reduces sensitivity
to the nonlinear characteristic of the analog amplifier 214 in the
front-end integrator 206. The reduced output range required of the
output integrator allows a smaller C.sub.int capacitor to be used,
thereby saving area in the ADC.
[0025] For ADCs, overall open loop DC gain typically limits
resolution of the ADC. If the error to be sensed is small enough
that amplifying it through stages does not produce a measurable
error signal then that error cannot be sensed anymore. If high
signal to noise ratio (SNR) is desired out of the ADC, then it is
necessary to have very high open loop DC gain. For the ADC of FIG.
1, C.sub.f sets the full scale range and the amount of open loop DC
gain limits the achievable resolution within that range. However,
in the embodiment of FIG. 2 an important benefit of the digital
path that the accumulator offers infinite DC gain, thus allowing
infinite DC gain for the overall feedback loop.
[0026] Referring still to FIG. 2, the digital feedback circuit 203
includes fast settling logic 209 that nominally passes the output
205 of the ADC 201 into the digital accumulator 211. However, if a
prescribed number of consecutive bits (such as 10 bits of the same
value) is seen from the ADC output, which implies saturation of the
ADC, then a large value is sent into the digital accumulator 211 to
cause it to take a larger step size in the appropriate direction in
order to improve settling time of the capacitor-to-digital
converter. The sign of the step is determined based on whether the
consecutive bits are high or low, and setting a minimum delay
between steps insures that the ADC can properly settle after each
step before checking for the consecutive bit condition.
[0027] The digital accumulator 211 accumulates the digitized
residual error signal from the ADC, and the accumulated residual
error signal is used to create the auxiliary DAC input signal. The
digital accumulator always holds its information until the digital
accumulator is told to go up or down due to a change in
C.sub.sense. The infinite DC gain of the accumulator forces the
digitized residual error of capacitor bridge 205 to have an average
value of zero, thereby maintaining a fixed DC operating point for
the ADC 201. If an error current occurs because C.sub.sense
changes, that error gets manifested as a nonzero average coming
from ADC 201. That error gets accumulated in digital accumulator
211, which is used to adjust the auxiliary capacitor DACs 210 and
212 until the residual error of capacitor bridge 205 as offset by
the capacitor DACs, is zero, in which case the ADC 201 input
becomes zero (e.g., typically the mid point of its range) and the
average of its output that is supplied to the digital accumulator
211 becomes zero. In contrast, for the embodiment of FIG. 1, the
operating point of the ADC 201 must change according to the
difference in capacitance between C.sub.sense and C.sub.offset
since control of the capacitance C.sub.f must compensate for the
capacitor difference between C.sub.sense and C.sub.offset rather
than, for the embodiment of FIG. 2, a residual error whose average
value of zero. The accumulator 211 functions to decouple the DC
operating point of the ADC from the difference between C.sub.sense
and C.sub.offset and the digital accumulator output becomes the
basis for the overall output 207 of the system 200.
[0028] The digital low pass filter 215 receives the output of the
digital accumulator 211 and further reduces ADC quantization noise.
In an embodiment, a first order low pass filter topology is
sufficient assuming that the ADC provides second order shaping of
its quantization noise.
[0029] The digital delta sigma modulator 217 quantizes the signal
from the digital low pass filter 215 according to the number of
elements used in the auxiliary capacitor DAC. A second order
multi-bit topology may be preferred to minimize the number of
levels required for quantization noise (which reduces the effective
range of the DAC) while achieving well behaved quantization noise
(for which higher order is better).
[0030] The dynamic element matching (DEM) logic 219 accounts for
mismatch of the units cells of the capacitor DACs 210 and 212 and
may utilize Data Weighted Averaging or other techniques to shape
the impact of mismatch of the DAC capacitive elements to higher
frequencies. The output 220 of the DEM logic 219 controls the
elements of the C.sub.dac 210 and C.sub.dac 212. Note that while
C.sub.dac 212 receives the N bit output 220 of the DEM logic 210,
C.sub.dac 210 receives the inverted N bit output 222 from inverter
221. In FIG. 2, it is implicitly assumed that a binary to
thermometer conversion takes place on the digital Delta Sigma
output that is received by the DEM logic.
[0031] In operation, elements of C.sub.dac 212 are selectively
coupled to the voltage on node 230 or 232 through switch 233, which
is controlled by the N bit output 220. Similarly, the elements of
C.sub.dac 210 are selectively coupled to the voltage on node 230 or
232 based on the switch 234 controlled by the N bit output 222.
Switch 241 couples node 230 to either Vrefp or Vrefm based on the
clock signal 243. Switch 251 selectively couples node 232 to Vrefp
or Vrefm based on clock signal 253, which is the inverse of clock
signal 243.
[0032] The digital accumulate and dump circuit 260 filters noise
and provides a decimated output. The accumulate and dump circuit
260 effectively averages a number of samples of the
capacitance-to-digital converter. In an embodiment, the accumulate
and dump circuit provides a scaled average of N samples at a time
by accumulating over the full number of samples that occurred
during the chosen measurement time frame (N samples) and then
"dumping" the resulting value. In an embodiment N is 512. Other
values of N are of course possible. Alternatively, the
capacitance-to-digital converter could be run for N cycles, e.g.,
512 cycles, and then output the resulting digitized signal. The
output provided by the digital accumulate and dump circuit 260 may
be viewed as a scaled average, where the scale factor may
correspond to the number of samples accumulated. However, the scale
factor could be modified using appropriate digital logic according
to system requirements of various embodiments. For example, the
scaling factor may be one, greater than one, or less than one.
[0033] At the beginning of a parameter measurement, e.g., when the
system is first turned on, or when the system first takes a
measurement, it can take time for the digital accumulator 211 to
settle before the auxiliary capacitor DACs 210 and 212 are at the
right value. For example, the settling time can be 10 percent of
the chosen measurement time frame (e.g., 512 clk.sub.ds samples),
where clk.sub.ds has a period of T.sub.ds. So if the settling time
is 10 percent of the number of samples, the capacitive-to-digital
converter should be operated with measurement time frame that is
roughly 10% longer than its steady-state measurement time frame and
the digital accumulate and dump circuit should operate only samples
that occur after the initial settling time. Having a high
oversampling rate (OSR), helps make the settling time more
acceptable since the high OSR reduces the relative amount of time
devoted to settling as compared to lower OSRs. Note that this issue
occurs primarily for applications that only need an occasional
measurement of the parameter. In eases where continuous
capacitance-to-digital operation is desired, only the initial
measurement time frame must be extended in time due to the initial
settling issue, with remaining measurement samples simply utilizing
the steady-state measurement time frame.
[0034] Thus, various aspects of capacitance-to-digital conversion
have been described. The description of the invention set forth
herein is illustrative, and is not intended to limit the scope of
the invention as set forth in the following claims. Other
variations and modifications of the embodiments disclosed herein,
may be made based on the description set forth herein, without
departing from the scope of the invention as set forth in the
following claims.
* * * * *