Buildup Printed Circuit Board

YOSHIMURA; Hideaki ;   et al.

Patent Application Summary

U.S. patent application number 12/502268 was filed with the patent office on 2010-01-28 for buildup printed circuit board. This patent application is currently assigned to FUJITSU LIMITED. Invention is credited to Tomoyuki ABE, Kenji IIDA, Norikazu OZAKI, Hideaki YOSHIMURA.

Application Number20100018762 12/502268
Document ID /
Family ID41567626
Filed Date2010-01-28

United States Patent Application 20100018762
Kind Code A1
YOSHIMURA; Hideaki ;   et al. January 28, 2010

BUILDUP PRINTED CIRCUIT BOARD

Abstract

A printed circuit board includes a first insulation layer that is formed of a resin material into which fiber cloth is embedded. A second insulation layer is formed of a resin material, and is stacked on a front surface of the first insulation layer on which a heating process has been performed. A conductive land is formed on a front surface of the second insulation layer. A via is provided in a through hole penetrating through the first insulation layer and the second insulation layer. The through hole is filled with a conductive material, and the via is connected to the conductive land.


Inventors: YOSHIMURA; Hideaki; (Kawasaki, JP) ; OZAKI; Norikazu; (Kawasaki, JP) ; IIDA; Kenji; (Kawasaki, JP) ; ABE; Tomoyuki; (Kawasaki, JP)
Correspondence Address:
    SQUIRE, SANDERS & DEMPSEY L.L.P.
    8000 TOWERS CRESCENT DRIVE, 14TH FLOOR
    VIENNA
    VA
    22182-6212
    US
Assignee: FUJITSU LIMITED

Family ID: 41567626
Appl. No.: 12/502268
Filed: July 14, 2009

Current U.S. Class: 174/262 ; 29/33R; 29/830
Current CPC Class: H05K 3/06 20130101; Y10T 29/49126 20150115; H05K 3/426 20130101; H05K 3/421 20130101; H05K 2201/0376 20130101; H05K 3/107 20130101; H05K 2201/0195 20130101; H05K 2201/09563 20130101; H05K 3/108 20130101; H05K 2201/0394 20130101; H05K 1/036 20130101; H05K 2203/0278 20130101; Y10T 29/51 20150115; H05K 2201/0355 20130101; H05K 2201/096 20130101; H05K 3/4644 20130101; H05K 1/0366 20130101; H05K 2203/1476 20130101
Class at Publication: 174/262 ; 29/830; 29/33.R
International Class: H05K 1/11 20060101 H05K001/11; H05K 3/36 20060101 H05K003/36; B23P 23/00 20060101 B23P023/00

Foreign Application Data

Date Code Application Number
Jul 28, 2008 JP 2008-193386

Claims



1. A printed circuit board, comprising: a first insulation layer comprising a heat curable resin material having fiber cloth embedded therein; a second insulation layer comprising a resin material, said second insulation layer being stacked on a front surface of the first insulation layer and subjected to a heating process; a conductive land disposed on a front surface of the second insulation layer; and a via, comprising a through hole penetrating through the first insulation layer and the second insulation layer, the through hole being filled with a conductive material, the via being connected to the conductive land.

2. A printed circuit board according to claim 1, wherein the second insulation layer has no fiber cloth embedded therein.

3. A printed circuit board according to claim 1, wherein: the resin material of the first insulation layer comprises a heat-curable resin material; and the heating process is performed until the heat-curable resin material of the first insulation layer reaches a semi-hardened state.

4. A printed circuit board according to claim 1, wherein the fiber cloth comprising at least one of a glass fiber and an aramid fiber.

5. A printed circuit board according to claim 1, wherein the fibers comprise one of a woven cloth and an unwoven cloth.

6. A method of manufacturing a printed circuit board comprising: embedding a fiber cloth into a resin material to form a first insulation layer; performing a first heating process on the first insulation layer; stacking a second insulation layer of a resin material onto a front surface of the first insulation layer on which the first heating process has been performed; performing a second heating process on the first insulation layer and the second insulation layer; forming a through hole which penetrates through the second insulation layer and the first insulation layer; filling a conductive material into the through hole to form a via; and forming a conductive land on a front surface of the second insulation layer to connect the conductive land to the via.

7. A method of manufacturing a printed circuit board according to claim 6, wherein: the resin material of the first insulation layer is a heat-curable resin material; and the first heating process is performed until the heat-curable resin material of the first insulation layer reaches a semi-hardened state.

8. A system for manufacturing a printed circuit board, said system comprising: embedding means for embedding a fiber cloth into a resin material to form a first insulation layer; first performing means for performing a first heating process on the first insulation layer; stacking means for stacking a second insulation layer of a resin material onto a front surface of the first insulation layer on which the first heating process has been performed; second performing means for performing a second heating process on the first insulation layer and the second insulation layer; first forming means for forming a through hole which penetrates through the second insulation layer and the first insulation layer; filling means for filling a conductive material into the through hole to form a via; and second forming means for forming a conductive land on a front surface of the second insulation layer to connect the conductive land to the via.

9. A system according to claim 8, wherein said first performing means performs the first heating process until the first insulation layer reaches a semi-hardened state.

10. A system for manufacturing a print circuit board, said system comprising: an embedding unit configured to embed a fiber cloth into a resin material to form a first insulation layer; a first performing unit configured to perform a first heating process on the first insulation layer; a stacking unit configured to stack a second insulation layer of a resin material onto a front surface of the first insulation layer on which the first heating process has been performed; a second performing unit configured to perform a second heating process on the first insulation layer and the second insulation layer; a first forming unit configured to form a through hole which penetrates through the second insulation layer and the first insulation layer; a filling unit configured to fill a conductive material onto the through hole to form a via; and a second forming unit for forming a conductive land on a front surface of the second insulation layer to connect the conductive land to the via.

11. A printed circuit board, comprising: first insulation means for insulating between conductive layers, said first insulation means comprising heat curable resin material having fiber cloth embedded therein; second insulation means for insulating between conductive layers, said second insulation means comprising a resin material, said second insulation means being stacked on a front surface of the first insulation means and being subjected to a heating process; conductive means for conducting electricity, said conductive means disposed on a front surface of the second insulation means; and via means for conducting between conductive layers, said via means comprising a through hole penetrating through the first insulation means and the second insulation means, the through hole being filled with a conductive material, with the via being connected to the conductive means.
Description



CROSS-REFERENCE TO RELATED APPLICATION:

[0001] This application is based upon and claims the benefit of priority of the prior Japanese Patent Application No. 2008-193386, filed on Jul. 28, 2008, the entire contents of which are incorporated herein by reference.

BACKGROUND

[0002] 1. Field

[0003] The present invention relates to a buildup printed circuit board including an insulation layer.

[0004] 2. Description of Related Art

[0005] A buildup printed circuit board is widely known as a printed circuit board (PCB) of multilayer structure. The buildup printed circuit board includes conductive wiring layers and resinous insulation layers which are stacked in sequence. Through holes are formed in the insulation layers. The through holes are filled with conductive material to create vias. Vias allow the electrical connection of the conductive wiring layers on opposite sides of the insulation layer. For example, silica as a filler of low thermal expansion is incorporated in the insulation layers such that the thermal expansion coefficient of the insulation layers is accommodated to that of the conductive wiring layers (see, for example, Japanese Laid-open Patent Publication No. 2005-268517).

[0006] A semiconductor chip, for example, is mounted on the front surface of the buildup printed circuit board with a solder bump. The solder bump is sandwiched between a conductive pad on the buildup printed circuit board and the corresponding conductive pad of the semiconductor chip. However, a sufficient rigidity is not ensured by the resinous insulation layer in which the filler such as silica is incorporated. Since the conductive wiring layer of copper and the insulation layer are stacked in sequence despite a different thermal expansion rate, the buildup printed circuit board may be deformed at a soldering temperature unless the rigidity of the insulation layer is sufficiently ensured. As a result, the solder joint between the buildup printed circuit board and the semiconductor chip may be poorly formed.

SUMMARY

[0007] According to an aspect of the present invention, a buildup printed circuit board includes a first insulation layer that is formed of a resin material into which fiber cloth is embedded, and a second insulation layer that is formed of a resin material. The second insulation layer is stacked on a front surface of the first insulation layer on which a heating process has been performed. A conductive land is formed on a front surface of the second insulation layers, and a via which is provided in a through hole penetrates through the first insulation layer and the second insulation layer. The through hole is filled with a conductive material, and the via is connected to the conductive land.

[0008] It is to be understood that both the foregoing general description and the following detailed description are exemplary, and are not restricted to the invention, as claimed.

BRIEF DESCRIPTION OF DRAWINGS

[0009] The above and other objects, features and advantages of the present invention will become apparent from the following description of the preferred embodiments in conjunction with the accompanying drawings, wherein:

[0010] FIG. 1 shows a sectional view of a buildup printed circuit board according to one embodiment of the present invention;

[0011] FIG. 2 shows an enlarged partial sectional view of the buildup printed circuit board;

[0012] FIG. 3 is a schematic view showing the step of stacking a conductive wiring layer on the rear surface of a first resin sheet;

[0013] FIG. 4 is a schematic view showing the step of stacking a second resin sheet on the front surface of the first resin sheet;

[0014] FIG. 5 is a schematic view showing the step of forming a through hole in the laminated resin sheets;

[0015] FIG. 6 is a schematic view showing the step of applying a photoresist on the front surface of the laminated resin sheets;

[0016] FIG. 7 is a schematic view showing the step of performing electrolytic plating on the front surface of the laminated resin sheets; and

[0017] FIG. 8 is a schematic view showing the step of removing the photoresist from the front surface of the laminated resin sheets.

DESCRIPTION OF EMBODIMENTS

[0018] Hereinafter, one embodiment of the present invention will be described with reference to the accompanying drawings.

[0019] FIG. 1 shows a schematic sectional view of a buildup printed circuit board 11 according to one embodiment of the invention. The buildup printed circuit board 11 can be a laminated body that a plurality of insulation layers 12 and conductive wiring layers 13 is stacked in sequence. In the example of FIG. 1, four insulation layers 12 and five conductive wiring layers 13 are interlaminated. As mentioned later, a glass fiber cloth, for example, is embedded in the insulation layer 12. The glass fiber cloth may be a woven cloth or an unwoven cloth which is formed of glass fiber yarns. The insulation layer 12 according to the embodiment has sufficient rigidity to maintain a stand-alone shape. Instead of the glass fiber cloth, an aramid fiber cloth may be employed.

[0020] The conductive wiring layer 13 includes a conductive pattern 14 which extends on the insulation layer 12. Likewise, the conductive wiring layer 13 includes conductive lands 15 which can be formed on the front surface of the insulation layer 12. The conductive pattern 14 is connected to the conductive lands 15. The conductive lands 15 between which the insulation layer 12 is sandwiched are electrically connected by a via 16. In forming the via 16, a through hole is formed between the conductive lands 15 in the insulation layer 12. The through hole is filled up with a conductive material. The conductive wiring layer 13 and the via 16 can be formed from a conductive material such as Cu (copper).

[0021] A plurality of conductive pads 17 can be exposed to the front surface of the buildup printed circuit board 11. The conductive pad 17 is connected to the conductive land 15. The conductive pads 17 are formed with a conductive material, for example, Cu (copper). An overcoat layer 18 is stacked on the regions of the front surface of the buildup printed circuit board 11 except the conductive pads 17. A resin material, for example, is employed for the overcoat layer 18. The conductive pad 17 at the front surface of the buildup printed circuit board 11 is electrically connected to the conductive wiring layer 13 at the rear surface of this buildup printed circuit board 11.

[0022] FIG. 2 shows an enlarged partial sectional view of the buildup printed circuit board. Each of the insulation layers 12 includes a first insulation layer 21, and a second insulation layer 22 which is stacked on the front surface of the first insulation layer 21. A glass fiber cloth 23 is embedded in the first insulation layer 21. In this embodiment, the glass fiber cloth 23 is formed from a woven cloth. The fibers of the glass fiber cloth 23 extend along the front surface and rear surface of the first insulation layer 21. In forming the first insulation layer 21, the glass fiber cloth 23 is impregnated with a resin material. The second insulation layer 22 does not contain any fiber therein, but it is formed with the resin material. A heat-curable resin, for example an epoxy resin, can be employed as the resin material. The thickness of the first insulation layer 21 is set to be greater than that of the second insulation layer 22. In the embodiment, the thickness of the first insulation layer 21 is set to 40 .mu.m, for example. The thickness of the second insulation layer 22 is set to 10 .mu.m, for example.

[0023] Next, a method for manufacturing the buildup printed circuit board 11 will be described. FIG. 3 is a schematic view showing the step of stacking a conductive wiring layer 32 on the rear surface of a first resin sheet 31. In the first resin sheet 31, a glass fiber cloth is embedded in a resin material. The fibers of the glass fiber cloth extend along the front surface and the rear surface of the first resin sheet 31. In forming the first resin sheet 31, the glass fiber cloth is impregnated with an epoxy resin. The conductive wiring layer 32 is stuck on the rear surface of the first resin sheet 31. A heating process is performed for the first resin sheet 31. At this time, the temperature of the heating process is set such that the epoxy resin is not completely hardened. As a result, the epoxy resin is semi-hardened in the first resin sheet 31. The shape of the first resin sheet 31 conforms to that of the conductive wiring layer 32. The first resin sheet 31 may be regarded as the first insulation layer 21. The conductive wiring layer 32 may be regarded as the conductive wiring layer 13.

[0024] FIG. 4 is a schematic view showing the step of stacking a second resin sheet 33 on the front surface of the first resin sheet 31. The second resin sheet 33 is formed of an epoxy resin. Glass fiber cloth is typically not embedded in the second resin sheet 33. A heating process is performed in a state where the second resin sheet 33 is stacked on the front surface of the first resin sheet 31. The temperature of the heating process is set such that the epoxy resins of the first resin sheet 31 and the second resin sheet 33 are completely hardened. When the epoxy resins of the first resin sheet 31 and the second resin sheet 33 are completely hardened, the interface between the first resin sheet 31 and the second resin sheet 33 is held in close contact, and a laminated body 34 is formed because the epoxy resin in the first resin sheet 31 has been in a semi-hardened state due to the foregoing heating process. The first resin sheet 31 may be regarded as the second insulation layer 22. The laminated body 34 may be regarded as the insulation layer 12.

[0025] FIG. 5 is a schematic view showing the step of forming a through hole 35 in the laminated body 34 of the resin sheets. The laminated body 34 is provided with the through hole 35 at a predetermined position. The through hole 35 may be formed, for example, by a laser drill method. The through hole 35 penetrates through the first resin sheet 31 and the second resin sheet 33. The through hole 35 defines a space on the conductive wiring layer 32. After the formation of the through hole 35, a desmear process is performed on the front surface of the laminated body 34 so that smear in the through hole 35 is eliminated. In the desmear process, sodium permanganate or potassium permanganate may be employed. Incidentally, a roughening process unlevels the front surface of the first resin sheet 31 and the front surface of the second resin sheet 33. In the through hole 35, the glass fiber cloth of the first resin sheet 31 is exposed due to the melting of the resin material.

[0026] Then, an electroless deposition is performed on the front surface of the laminated body 34 to create a seed layer 36 of conductive material. The seed layer 36 extends into the through hole 35. Thereafter, as depicted in FIG. 6, a photoresist 37 with a predetermined pattern is formed on the seed layer 36. The photoresist 37 defines a void 38 in a predetermined pattern on the front surface of the laminated body 34. The through hole 35 is arranged within the void 38. As depicted in FIG. 7, an electrolytic plating of conductive material is performed on the front surface of the laminated body 34. Thereafter, the photoresist 37 is removed. After the removal of the photoresist 37, the exposed seed layer 36 within the removal regions of the photoresist 37 is also removed by etching on the front surface of the laminated body 34. In this way, the conductive pattern 14 is formed on the front surface of the laminated body 34. The via 16 is formed in the through hole 35. The conductive land 15 is formed on the through hole 35.

[0027] After the removal of the photoresist 37, another first resin sheet 31 is stacked on the front surface of the laminated body 34. The conductive wiring layer 13 is sandwiched in between the laminated body 34 and the first resin sheet 31. The first resin sheet 31 is subjected to a heating process, and it is further stuck on the front surface of the laminated body 34. As mentioned above, the shape of the first resin sheet 31 conforms to that of the conductive wiring layer 13. Thereafter, the stacking and heating process of the second resin sheet 33, the formation of the through hole 35, the electroless plating, the deposition of the photoresist 37, the electrolytic plating, and the removal of the photoresist 37 are similarly repeated. In this way, the insulation layers 12 and the conductive wiring layers 13 in prescribed numbers of stacked layers are formed. The uppermost layer of the laminated body 34 is provided with conductive pads 17 and the overcoat layer 18. In this way, the manufacture of the buildup printed circuit board 11 is completed.

[0028] According to an embodiment of the buildup printed circuit board 11, the glass fiber cloth 23 is embedded in the insulation layer 12. As a result, the thermal expansion coefficient of the insulation layer 12 is suppressed to be low. The thermal expansion coefficient of the insulation layer 12 is accommodated to that of the conductive wiring layer 13, whereby the occurrence of a stress within the buildup printed circuit board 11 may be suppressed. Moreover, the rigidity of the insulation layer 12 is heightened due to the glass fiber cloth 23. Thus, even when a device such as a semiconductor chip is mounted on the front surface of the buildup printed circuit board 11, the rigidity of the joint between the buildup printed circuit board 11 and the device may be reliably ensured.

[0029] As a comparative example, in a case where the glass fiber cloth 23 is adjacently embedded to the front surface of the insulation layer 12, the glass fiber cloth may be exposed with respect to the insulation layer 12. On this occasion, when a plating solution for the seed layer 36 flows into the through hole 35, the plating solution may soak into the insulation layer 12 along the interface between the resin material and the fibers of the glass fiber cloth. Due to this, the via 16 may be connected, through the plating solution, to the conductive wiring layer 13 which is formed on the front surface of the second resin sheet 33. As a result, the via 16 may be electrically connected to the conductive pattern 14, and an abnormality can occur in the conductive pattern. Such a buildup printed circuit board would be unusable.

[0030] According to the foregoing embodiment, the plating solution flows into the through hole 35 when the seed layer 36 is formed. When the glass fiber cloth is exposed into the through hole 35, the plating solution may also soak into the first resin sheet 31 along the interface between the resin material and the fibers of the glass fiber cloth. However, according to an embodiment of the buildup printed circuit board 11, the second resin sheet 33 can be stacked on the first resin sheet 31. As a result, the glass fiber cloth may be reliably prevented from being exposed from the front surface of the insulation layer 12, that is, the front surface of the second resin sheet 33. Accordingly, even if the plating solution soaks along the interface between the resin material and the fibers, the plating solution may be prevented from reaching the front surface of the second resin sheet 33. Consequently, the via 16 may be prevented from being electrically connected to the conductive pattern 14.

[0031] All examples and conditional language recited herein are intended for pedagogical purposes to aid the reader in understanding the invention and the concepts contributed by the inventor to furthering the art, and are to be construed as being without limitation to such specifically recited examples and conditions, nor does the organization of such examples in the specification relate to a showing of the superiority and inferiority of the invention. Although the embodiments of the present inventions have been described in detail, it should be understood that the various changes, substitutions, and alterations could be made hereto without departing from the spirit and scope of the invention.

* * * * *


uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed