loadpatents
name:-0.040969848632812
name:-0.025984048843384
name:-0.020123958587646
Ziakas; Dimitrios Patent Filings

Ziakas; Dimitrios

Patent Applications and Registrations

Patent applications and USPTO patent grants for Ziakas; Dimitrios.The latest application filed is for "translation cache and configurable ecc memory for reducing ecc memory overhead".

Company Profile
19.29.44
  • Ziakas; Dimitrios - Portland OR
  • Ziakas; Dimitrios - Hillsboro OR
  • Ziakas; Dimitrios - Hillsborough CA
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Techniques to support multiple interconnect protocols for a common set of interconnect connectors
Grant 11,245,604 - Wagh , et al. February 8, 2
2022-02-08
Translation Cache And Configurable Ecc Memory For Reducing Ecc Memory Overhead
App 20220012126 - GALBI; Duane E. ;   et al.
2022-01-13
Failover For Pooled Memory
App 20220004468 - Willhalm; Thomas ;   et al.
2022-01-06
System, Apparatus And Methods For Power Communications According To A CXL Power Protocol
App 20210349512 - Guim Bernat; Francesc ;   et al.
2021-11-11
Stacked Memory Chip Solution With Reduced Package Inputs/outputs (i/os)
App 20210335393 - ZHAO; Chong J. ;   et al.
2021-10-28
Architectural enhancements for computing systems having artificial intelligence logic disposed locally to memory
Grant 11,036,642 - Guim Bernat , et al. June 15, 2
2021-06-15
Techniques To Support Multiple Interconnect Protocols For A Common Set Of Interconnect Connectors
App 20210109300 - WAGH; MAHESH ;   et al.
2021-04-15
Techniques to support multiple interconnect protocols for a common set of interconnect connectors
Grant 10,884,195 - Wagh , et al. January 5, 2
2021-01-05
Apparatus and method for implementing a multi-level memory hierarchy
Grant 10,719,443 - Ramanujan , et al.
2020-07-21
Persistence Service For Edge Architectures
App 20200228630 - GUIM BERNAT; Francesc ;   et al.
2020-07-16
Semiconductor package with programmable signal routing
Grant 10,586,764 - Aoki , et al.
2020-03-10
Technologies for managing errors in a remotely accessible memory pool
Grant 10,581,596 - Schmisseur , et al.
2020-03-03
Technologies for providing remote access to a shared memory pool
Grant 10,476,670 - Schmisseur , et al. Nov
2019-11-12
Technologies for efficiently managing allocation of memory in a shared memory pool
Grant 10,469,252 - Schmisseur , et al. No
2019-11-05
Architectural Enhancements For Computing Systems Having Artificial Intelligence Logic Disposed Locally To Memory
App 20190251034 - GUIM BERNAT; Francesc ;   et al.
2019-08-15
Apparatus And Method For Implementing A Multi-level Memory Hierarchy
App 20190220406 - RAMANUJAN; Raj K. ;   et al.
2019-07-18
Method and apparatus for server platform architectures that enable serviceable nonvolatile memory modules
Grant 10,331,614 - Ziakas , et al.
2019-06-25
Apparatus and method for implementing a multi-level memory hierarchy
Grant 10,241,912 - Ramanujan , et al.
2019-03-26
Technologies For Migrating Virtual Machines
App 20190065231 - Schmisseur; Mark A. ;   et al.
2019-02-28
Rework grid array interposer with direct power
Grant 10,211,120 - Aoki , et al. Feb
2019-02-19
Technologies For Efficiently Managing Allocation Of Memory In A Shared Memory Pool
App 20190042122 - Schmisseur; Mark ;   et al.
2019-02-07
Technologies For Interleaving Memory Across Shared Memory Pools
App 20190042408 - Schmisseur; Mark ;   et al.
2019-02-07
Non Volatile Memory Module For Rack Implementations
App 20190042511 - NACHIMUTHU; Murugasamy K. ;   et al.
2019-02-07
Back-end Memory Channel That Resides Between First And Second Dimm Slots And Applications Thereof
App 20190042162 - McCALL; James A. ;   et al.
2019-02-07
Technologies For Managing Errors In A Remotely Accessible Memory Pool
App 20190035483 - Schmisseur; Mark ;   et al.
2019-01-31
Technologies For Providing Remote Access To A Shared Memory Pool
App 20190034383 - Schmisseur; Mark ;   et al.
2019-01-31
Semiconductor Package With Programmable Signal Routing
App 20190035729 - AOKI; Russell S. ;   et al.
2019-01-31
Accessing memory coupled to a target node from an initiator node
Grant 10,176,108 - Nachimuthu , et al. J
2019-01-08
Initialization trace of a computing device
Grant 10,146,657 - Swanson , et al. De
2018-12-04
Accessing Memory Coupled To A Target Node From An Initiator Node
App 20180095890 - NACHIMUTHU; Murugasamy K. ;   et al.
2018-04-05
Automated Data Center Maintenance
App 20180025299 - KUMAR; MOHAN J. ;   et al.
2018-01-25
Techniques To Support Multiple Interconnect Protocols For A Common Set Of Interconnect Connectors
App 20180024960 - WAGH; MAHESH ;   et al.
2018-01-25
Memory Module for a Data Center Compute Sled
App 20180024864 - WILDE; MYLES ;   et al.
2018-01-25
Cpu Package Substrates With Removable Memory Mechanical Interfaces
App 20180007791 - Prakash; Mani ;   et al.
2018-01-04
CPU package substrates with removable memory mechanical interfaces
Grant 9,832,876 - Prakash , et al. November 28, 2
2017-11-28
Apparatus And Method For Implementing A Multi-level Memory Hierarchy
App 20170249250 - RAMANUJAN; Raj K. ;   et al.
2017-08-31
Rework grid array interposer with direct power
App 20170186661 - Aoki; Russell S. ;   et al.
2017-06-29
Apparatus and method for implementing a multi-level memory hierarchy
Grant 9,600,416 - Ramanujan , et al. March 21, 2
2017-03-21
Home agent multi-level NVM memory architecture
Grant 9,507,534 - Ziakas , et al. November 29, 2
2016-11-29
Method And Apparatus For Server Platform Architectures That Enable Serviceable Nonvolatile Memory Modules
App 20160239460 - Ziakas; Dimitrios ;   et al.
2016-08-18
Autonomous initialization of non-volatile random access memory in a computer system
Grant 9,378,133 - Nachimuthu , et al. June 28, 2
2016-06-28
Cpu Package Substrates With Removable Memory Mechanical Interfaces
App 20160183374 - Prakash; Mani ;   et al.
2016-06-23
Mechanism for facilitating customization of multipurpose interconnect agents at computing devices
Grant 9,361,257 - Ziakas , et al. June 7, 2
2016-06-07
Apparatus and method for implementing a multi-level memory hierarchy over common memory channels
Grant 9,317,429 - Ramanujan , et al. April 19, 2
2016-04-19
Nonvolatile Memory Module
App 20160093377 - Prakash; Mani ;   et al.
2016-03-31
Memory module architecture
Grant 9,256,493 - Nachimuthu , et al. February 9, 2
2016-02-09
Initialization Trace Of A Computing Device
App 20150278068 - Swanson; Robert C. ;   et al.
2015-10-01
Controlling access to storage in a computing device
Grant 9,015,388 - Nachimuthu , et al. April 21, 2
2015-04-21
Controlling Access To Storage In A Computing Device
App 20150006871 - Nachimuthu; Murugasamy ;   et al.
2015-01-01
Memory Module Architecture
App 20140195876 - Nachimuthu; Murugasamy K. ;   et al.
2014-07-10
Apparatus And Method For Implementing A Multi-level Memory Hierarchy
App 20140129767 - Ramanujan; Raj K ;   et al.
2014-05-08
Home Agent Multi-level Nvm Memory Architecture
App 20140082410 - Ziakas; Dimitrios ;   et al.
2014-03-20
Autonomous Initialization Of Non-volatile Random Access Memory In A Computer System
App 20130304980 - Nachimuthu; Murugasamy K. ;   et al.
2013-11-14
Mechanism For Facilitating Customization Of Multipurpose Interconnect Agents At Computing Devices
App 20130297845 - Ziakas; Dimitrios ;   et al.
2013-11-07
Apparatus And Method For Implementing A Multi-level Memory Hierarchy Over Common Memory Channels
App 20130275682 - Ramanujan; Raj K. ;   et al.
2013-10-17

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed