WANG; Chao-Hsiung

Patent Applications and Registrations

Patent applications and USPTO patent grants for WANG; Chao-Hsiung.The latest application filed is for "systems and methods for fabricating finfets with different threshold voltages".

Company Profile

19.134.137

WANG; Chao-Hsiung - Hsinchu City TW
Wang; Chao-Hsiung - Hsin-Chu TW
Wang; Chao-Hsiung - Hsinchu TW
Wang; Chao-Hsiung - Hsin-Chu City TW
Wang; Chao-Hsiung - Taipei City TW
Wang; Chao-Hsiung - Taipei TW

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Systems And Methods For Fabricating Finfets With Different Threshold Voltages App 20220310593 - LIU; Chi-Wen ; et al.	2022-09-29
Semiconductor device having semiconductor alloy layer adjacent a gate structure Grant 11,380,762 - Huang , et al. July 5, 2	2022-07-05
Systems and methods for fabricating FinFETs with different threshold voltages Grant 11,362,087 - Liu , et al. June 14, 2	2022-06-14
Fin spacer protected source and drain regions in FinFETs Grant 11,205,594 - Chiang , et al. December 21, 2	2021-12-21
Structure and Method for Vertical Tunneling Field Effect Transistor with Leveled Source and Drain App 20210384327 - Chuang; Harry-Hak-Lay ; et al.	2021-12-09
Stacked Grid Design For Improved Optical Performance And Isolation App 20210384233 - Cheng; Yun-Wei ; et al.	2021-12-09
3D Capacitor and Method of Manufacturing Same App 20210359107 - Liu; Chi-Wen ; et al.	2021-11-18
Integrated circuit having a MOM capacitor and transistor Grant 11,133,301 - Liu , et al. September 28, 2	2021-09-28
Stacked grid design for improved optical performance and isolation Grant 11,121,168 - Cheng , et al. September 14, 2	2021-09-14
Structure and method for vertical tunneling field effect transistor with leveled source and drain Grant 11,101,371 - Chuang , et al. August 24, 2	2021-08-24
3D capacitor based on fin structure having low-resistance surface and method of manufacturing same Grant 11,075,278 - Liu , et al. July 27, 2	2021-07-27
Stacked grid design for improved optical performance and isolation Grant 11,004,886 - Cheng , et al. May 11, 2	2021-05-11
FinFET structure and method for fabricating the same Grant 10,998,425 - Chiang , et al. May 4, 2	2021-05-04
Antifuse array and method of forming antifuse using anodic oxidation Grant 10,978,461 - Hwu , et al. April 13, 2	2021-04-13
Systems and methods for annealing semiconductor structures Grant 10,847,389 - Tsai , et al. November 24, 2	2020-11-24
Semiconductor device with silicided source/drain region Grant 10,818,754 - Huang , et al. October 27, 2	2020-10-27
Fin Spacer Protected Source and Drain Regions in FinFETs App 20200303258 - Chiang; Kuo-Cheng ; et al.	2020-09-24
Multi-fin device and method of making same Grant 10,679,990 - Liu , et al.	2020-06-09
Fin spacer protected source and drain regions in FinFETs Grant 10,679,900 - Chiang , et al.	2020-06-09
Forming gate stacks of FinFETs through oxidation Grant 10,622,480 - Chiang , et al.	2020-04-14
Systems and Methods for Annealing Semiconductor Structures App 20200051836 - Tsai; Chun-Hsiung ; et al.	2020-02-13
Antifuse Array and Method of Forming Antifuse Using Anodic Oxidation App 20200051988 - Hwu; Jenn-Gwo ; et al.	2020-02-13
Devices Having A Silicon-germanium Layer App 20200044030 - HUANG; Chien-Chao ; et al.	2020-02-06
Stacked Grid Design For Improved Optical Performance And Isolation App 20200013810 - Cheng; Yun-Wei ; et al.	2020-01-09
Antifuse array and method of forming antifuse using anodic oxidation Grant 10,504,907 - Hwu , et al. Dec	2019-12-10
Systems and methods for annealing semiconductor structures Grant 10,453,716 - Tsai , et al. Oc	2019-10-22
Cobalt silicidation process for substrates comprised with a silicon-germanium layer Grant 10,446,646 - Huang , et al. Oc	2019-10-15
3D Capacitor and Method of Manufacturing Same App 20190252519 - Liu; Chi-Wen ; et al.	2019-08-15
Method of forming a fin structure of semiconductor device Grant 10,340,191 - Ching , et al.	2019-07-02
3D capacitor and method of manufacturing same Grant 10,283,613 - Liu , et al.	2019-05-07
Integrated Circuit having a MOM Capacitor and Method of Making Same App 20190123042 - Liu; Chi-Wen ; et al.	2019-04-25
Multi-Fin Device and Method of Making Same App 20190123047 - Liu; Chi-Wen ; et al.	2019-04-25
FinFET Structure and Method for Fabricating the Same App 20190123177 - Ching; Kuo-Cheng ; et al.	2019-04-25
Structure and Method for Vertical Tunneling Field Effect Transistor with Leveled Source and Drain App 20190097029 - Chuang; Harry-Hak-Lay ; et al.	2019-03-28
Integrated circuit having a MOM capacitor and method of making same Grant 10,163,896 - Liu , et al. Dec	2018-12-25
FinFET structure and method for fabricating the same Grant 10,164,068 - Ching , et al. Dec	2018-12-25
Multi-fin device and method of making same Grant 10,157,920 - Liu , et al. Dec	2018-12-18
Systems And Methods For Fabricating Finfets With Different Threshold Voltages App 20180350807 - LIU; Chi-Wen ; et al.	2018-12-06
Systems and Methods for Annealing Semiconductor Structures App 20180337077 - Tsai; Chun-Hsiung ; et al.	2018-11-22
Structure and method for vertical tunneling field effect transistor with leveled source and drain Grant 10,103,253 - Chuang , et al. October 16, 2	2018-10-16
Stacked Grid Design For Improved Optical Performance And Isolation App 20180277577 - Cheng; Yun-Wei ; et al.	2018-09-27
Power transistor die Grant 10,083,921 - Lin , et al. September 25, 2	2018-09-25
Isolation structure of fin field effect transistor Grant 10,084,071 - Ching , et al. September 25, 2	2018-09-25
Antifuse Array and Method of Forming Antifuse Using Anodic Oxidation App 20180219019 - Hwu; Jenn-Gwo ; et al.	2018-08-02
Systems and methods for annealing semiconductor structures Grant 10,037,906 - Tsai , et al. July 31, 2	2018-07-31
Systems and methods for fabricating FinFETs with different threshold voltages Grant 10,037,991 - Liu , et al. July 31, 2	2018-07-31
Method of Forming a Fin Structure of Semiconductor Device App 20180197783 - Ching; Kuo-Cheng ; et al.	2018-07-12
Fin Spacer Protected Source and Drain Regions in FinFETs App 20180197782 - Ching; Kuo-Cheng ; et al.	2018-07-12
Semiconductor Device With Silicided Source/drain Region App 20180197955 - HUANG; Chien-Chao ; et al.	2018-07-12
Systems and methods for microwave-radiation annealing Grant 10,020,210 - Tsai , et al. July 10, 2	2018-07-10
3D Capacitor and Method of Manufacturing Same App 20180175164 - Liu; Chi-Wen ; et al.	2018-06-21
Formation of nickel silicon and nickel germanium structure at staggered times Grant 9,997,415 - Liu , et al. June 12, 2	2018-06-12
Stacked grid design for improved optical performance and isolation Grant 9,991,307 - Cheng , et al. June 5, 2	2018-06-05
Multi-Fin Device and Method of Making Same App 20180151566 - Liu; Chi-Wen ; et al.	2018-05-31
FinFET with buried insulator layer and method for forming Grant 9,978,870 - Ching , et al. May 22, 2	2018-05-22
Antifuse array and method of forming antifuse using anodic oxidation Grant 9,953,989 - Hwu , et al. April 24, 2	2018-04-24
Method of forming fin structure of semiconductor device Grant 9,947,587 - Ching , et al. April 17, 2	2018-04-17
FinFET Device and Method of Fabricating Same App 20180097097 - Ching; Kuo-Cheng ; et al.	2018-04-05
Fin spacer protected source and drain regions in FinFETs Grant 9,935,011 - Ching , et al. April 3, 2	2018-04-03
3D capacitor and method of manufacturing same Grant 9,893,163 - Liu , et al. February 13, 2	2018-02-13
Multi-Fin device and method of making same Grant 9,893,061 - Liu , et al. February 13, 2	2018-02-13
FINFET Structure and Method for Fabricating the Same App 20180040720 - Ching; Kuo-Cheng ; et al.	2018-02-08
Isolation Structure of Fin Field Effect Transistor App 20180012977 - Ching; Kuo-Cheng ; et al.	2018-01-11
FinFET device and method of fabricating same Grant 9,859,429 - Ching , et al. January 2, 2	2018-01-02
Stacked grid for more uniform optical input Grant 9,853,076 - Cheng , et al. December 26, 2	2017-12-26
Semiconductor device and formation thereof Grant 9,837,537 - Ching , et al. December 5, 2	2017-12-05
Methods of forming an interconnect structure using a self-ending anodic oxidation Grant 9,812,395 - Hwu , et al. November 7, 2	2017-11-07
FinFET device and method of manufacturing same Grant 9,806,076 - Liu , et al. October 31, 2	2017-10-31
FinFET structure and method for fabricating the same Grant 9,806,178 - Ching , et al. October 31, 2	2017-10-31
Systems and Methods for Annealing Semiconductor Structures App 20170301572 - Tsai; Chun-Hsiung ; et al.	2017-10-19
Dicing Techniques For Power Transistors App 20170294391 - Lin; Yu-Syuan ; et al.	2017-10-12
Isolation structure of fin field effect transistor Grant 9,773,892 - Ching , et al. September 26, 2	2017-09-26
Cobalt Silicidation Process for Substrates Comprised with a Silicon-Germanium Layer App 20170271449 - Huang; Chien-Chao ; et al.	2017-09-21
Devices having transition metal dichalcogenide layers with different thicknesses and methods of manufacture Grant 9,768,313 - Yeh , et al. September 19, 2	2017-09-19
Gate contact structure of FinFET Grant 9,761,677 - Liu , et al. September 12, 2	2017-09-12
FinFET with dummy gate on non-recessed shallow trench isolation (STI) Grant 9,754,842 - Liu , et al. September 5, 2	2017-09-05
Strained channel of gate-all-around transistor Grant 9,741,810 - Ching , et al. August 22, 2	2017-08-22
Dicing method for power transistors Grant 9,711,463 - Lin , et al. July 18, 2	2017-07-18
Systems and methods for annealing semiconductor structures Grant 9,698,026 - Tsai , et al. July 4, 2	2017-07-04
Silicide region of gate-all-around transistor Grant 9,691,621 - Ching , et al. June 27, 2	2017-06-27
Contact etch stop layers of a field effect transistor Grant 9,685,369 - Liu , et al. June 20, 2	2017-06-20
Cobalt silicidation process for substrates comprised with a silicon-germanium layer Grant 9,673,280 - Huang , et al. June 6, 2	2017-06-06
Wafer alignment mark scheme Grant 9,640,487 - Tseng , et al. May 2, 2	2017-05-02
Devices Having Transition Metal Dichalcogenide Layers With Different Thicknesses And Methods Of Manufacture App 20170098717 - Yeh; Ling-Yen ; et al.	2017-04-06
FINFET Structure and Method for Fabricating the Same App 20170092746 - Ching; Kuo-Cheng ; et al.	2017-03-30
Formation of Nickel Silicon and Nickel Germanium Structure at Staggered Times App 20170069544 - Liu; Chi-Wen ; et al.	2017-03-09
Dielectric grid bottom profile for light focusing Grant 9,570,493 - Cheng , et al. February 14, 2	2017-02-14
Method of Forming Fin Structure of Semiconductor Device App 20170005004 - Ching; Kuo-Cheng ; et al.	2017-01-05
FinFET structure and method for fabricating the same Grant 9,520,498 - Ching , et al. December 13, 2	2016-12-13
Systems And Methods For Annealing Semiconductor Structures App 20160351414 - TSAI; CHUN-HSIUNG ; et al.	2016-12-01
Formation of nickel silicon and nickel germanium structure at staggered times Grant 9,508,603 - Liu , et al. November 29, 2	2016-11-29
FinFet device with channel epitaxial region Grant 9,496,397 - Ching , et al. November 15, 2	2016-11-15
Stacked Grid Design for Improved Optical Performance and Isolation App 20160307943 - Cheng; Yun-Wei ; et al.	2016-10-20
Dielectric Grid Bottom Profile For Light Focusing App 20160307940 - Cheng; Yun-Wei ; et al.	2016-10-20
Stacked Grid For More Uniform Optical Input App 20160307941 - Cheng; Yun-Wei ; et al.	2016-10-20
Deeply Buried Color Filter Array (cfa) By Stacked Grid Structure App 20160307942 - Cheng; Yun-Wei ; et al.	2016-10-20
Gate Contact Structure of FinFET App 20160300720 - Liu; Chi-Wen ; et al.	2016-10-13
Method of forming a Fin structure of semiconductor device Grant 9,455,334 - Ching , et al. September 27, 2	2016-09-27
Silicide Region of Gate-All-Around Transistor App 20160276160 - Ching; Kuo-Cheng ; et al.	2016-09-22
Cobalt silicidation process for substrates comprised with a silicon-germanium layer App 20160240372 - Huang; Chien-Chao ; et al.	2016-08-18
FinFET Device and Method of Manufacturing Same App 20160240531 - Liu; Chi-Wen ; et al.	2016-08-18
Systems And Methods For Microwave-radiation Annealing App 20160240409 - TSAI; CHUN-HSIUNG ; et al.	2016-08-18
Systems and methods for annealing semiconductor structures Grant 9,418,871 - Tsai , et al. August 16, 2	2016-08-16
Integrated Circuit Having a MOM Capacitor and Method of Making Same App 20160233213 - Liu; Chi-Wen ; et al.	2016-08-11
FinFET with Dummy Gate on Non-Recessed Shallow Trench Isolation (STI) App 20160233133 - Liu; Chi-Wen ; et al.	2016-08-11
Multi-Fin Device and Method of Making Same App 20160225765 - Liu; Chi-Wen ; et al.	2016-08-04
Method and structure for vertical tunneling field effect transistor and planar devices Grant 9,406,669 - Chuang , et al. August 2, 2	2016-08-02
Silicide region of gate-all-around transistor Grant 9,397,159 - Ching , et al. July 19, 2	2016-07-19
Contact Etch Stop Layers of a Field Effect Transistor App 20160204026 - Liu; Chi-Wen ; et al.	2016-07-14
Dicing Method For Power Transistors App 20160204074 - Lin; Yu-Syuan ; et al.	2016-07-14
Gate contact structure for FinFET Grant 9,385,069 - Liu , et al. July 5, 2	2016-07-05
Isolation Structure of Fin Field Effect Transistor App 20160172470 - Ching; Kuo-Cheng ; et al.	2016-06-16
Systems and methods for microwave-radiation annealing Grant 9,338,834 - Tsai , et al. May 10, 2	2016-05-10
FinFET with dummy gate on non-recessed shallow trench isolation (STI) Grant 9,337,318 - Liu , et al. May 10, 2	2016-05-10
Metal gate and gate contact structure for FinFET Grant 9,331,179 - Liu , et al. May 3, 2	2016-05-03
Systems and methods for fabricating semiconductor devices at different levels Grant 9,331,075 - Liu , et al. May 3, 2	2016-05-03
Integrated circuit having a MOM capacitor and method of making same Grant 9,318,431 - Liu , et al. April 19, 2	2016-04-19
Multi-fin device and method of making same Grant 9,312,363 - Liu , et al. April 12, 2	2016-04-12
Contact etch stop layers of a field effect transistor Grant 9,312,354 - Liu , et al. April 12, 2	2016-04-12
Low-k Interconnect Structure And Forming Method Thereof App 20160099172 - HWU; JENN-GWO ; et al.	2016-04-07
Isolation structure of fin field effect transistor Grant 9,306,069 - Ching , et al. April 5, 2	2016-04-05
FinFET with Buried Insulator Layer and Method for Forming App 20160087103 - Ching; Kuo-Cheng ; et al.	2016-03-24
Silicide Region of Gate-All-Around Transistor App 20160079361 - Ching; Kuo-Cheng ; et al.	2016-03-17
Multi-fin device and method of making same Grant 9,287,385 - Liu , et al. March 15, 2	2016-03-15
Formation Of Nickel Silicon And Nickel Germanium Structure At Staggered Times App 20160064287 - LIU; CHI-WEN ; et al.	2016-03-03
FinFET device and method of manufacturing same Grant 9,269,632 - Liu , et al. February 23, 2	2016-02-23
Systems and Methods for Fabricating Semiconductor Devices at Different Levels App 20160049396 - Liu; CHI-WEN ; et al.	2016-02-18
Strained Channel of Gate-All-Around Transistor App 20160035849 - Ching; Kuo-Cheng ; et al.	2016-02-04
FinFETs with gradient germanium-containing channels Grant 9,245,882 - Ching , et al. January 26, 2	2016-01-26
Fin Spacer Protected Source and Drain Regions in FinFETs App 20160005656 - Ching; Kuo-Cheng ; et al.	2016-01-07
Fin Structure of Semiconductor Device App 20150372120 - Ching; Kuo-Cheng ; et al.	2015-12-24
Structure And Method For Vertical Tunneling Field Effect Transistor With Leveled Source And Drain App 20150357445 - Chuang; Harry-Hak-Lay ; et al.	2015-12-10
Formation of nickel silicon and nickel germanium structure at staggered times Grant 9,209,252 - Liu , et al. December 8, 2	2015-12-08
Systems And Methods For Annealing Semiconductor Structures App 20150340244 - TSAI; CHUN-HSIUNG ; et al.	2015-11-26
FinFET with buried insulator layer and method for forming Grant 9,196,522 - Ching , et al. November 24, 2	2015-11-24
Systems and methods for fabricating semiconductor devices at different levels Grant 9,178,065 - Liu , et al. November 3, 2	2015-11-03
Fin structure of semiconductor device Grant 9,159,833 - Ching , et al. October 13, 2	2015-10-13
Antifuse Array And Method Of Forming Antifuse Using Anodic Oxidation App 20150279846 - HWU; JENN-GWO ; et al.	2015-10-01
Fin spacer protected source and drain regions in FinFETs Grant 9,147,682 - Ching , et al. September 29, 2	2015-09-29
FINFET Structure and Method for Fabricating the Same App 20150263159 - Ching; Kuo-Cheng ; et al.	2015-09-17
Systems and methods for annealing semiconductor structures Grant 9,129,918 - Tsai , et al. September 8, 2	2015-09-08
Contact Etch Stop Layers of a Field Effect Transistor App 20150243751 - Liu; Chi-Wen ; et al.	2015-08-27
Semiconductor Device And Formation Thereof App 20150236114 - Ching; Kuo-Cheng ; et al.	2015-08-20
Structure and method for vertical tunneling field effect transistor with leveled source and drain Grant 9,111,780 - Chuang , et al. August 18, 2	2015-08-18
Wafer Alignment Mark Scheme App 20150219448 - TSENG; Wei-Hsiang ; et al.	2015-08-06
Systems And Methods For Microwave-radiation Annealing App 20150206808 - TSAI; CHUN-HSIUNG ; et al.	2015-07-23
Systems And Methods For Fabricating Finfets With Different Threshold Voltages App 20150194426 - LIU; CHI-WEN ; et al.	2015-07-09
Metal Gate and Gate Contact Structure for FinFET App 20150179756 - Liu; Chi-Wen ; et al.	2015-06-25
Formation Of Nickel Silicon And Nickel Germanium Structure At Staggered Times App 20150171166 - LIU; CHI-WEN ; et al.	2015-06-18
Fin Structure of Semiconductor Device App 20150144998 - Ching; Kuo-Cheng ; et al.	2015-05-28
Single phosphor layer photonic device for generating white light or color lights Grant 9,029,175 - Huang , et al. May 12, 2	2015-05-12
Systems And Methods For Annealing Semiconductor Structures App 20150118866 - TSAI; CHUN-HSIUNG ; et al.	2015-04-30
Fin Spacer Protected Source and Drain Regions in FinFETs App 20150108544 - Ching; Kuo-Cheng ; et al.	2015-04-23
FinFET with Buried Insulator Layer and Method for Forming App 20150102411 - Ching; Kuo-Cheng ; et al.	2015-04-16
FinFETs with Gradient Germanium-Containing Channels App 20150091099 - Ching; Kuo-Cheng ; et al.	2015-04-02
Metal gate and gate contact structure for FinFET Grant 8,981,496 - Liu , et al. March 17, 2	2015-03-17
Isolation Structure of Fin Field Effect Transistor App 20150069474 - Ching; Kuo-Cheng ; et al.	2015-03-12
FinFet Device with Channel Epitaxial Region App 20150054039 - Ching; Kuo-Cheng ; et al.	2015-02-26
Systems and Methods for Fabricating Semiconductor Devices at Different Levels App 20150035020 - Liu; CHI-WEN ; et al.	2015-02-05
Structure for a multiple-gate FET device and a method for its fabrication Grant RE45,180 - Chen , et al. October 7, 2	2014-10-07
Structure for a multiple-gate FET device and a method for its fabrication Grant RE45,165 - Chen , et al. September 30, 2	2014-09-30
Structure and Method for Vertical Tunneling Field Effect Transistor with Leveled Source and Drain App 20140264289 - Chuang; Harry-Hak-Lay ; et al.	2014-09-18
Method and Structure for Vertical Tunneling Field Effect Transistor and Planar Devices App 20140252442 - Chuang; Harry-Hak-Lay ; et al.	2014-09-11
Gate Contact Structure for FinFET App 20140252496 - Liu; Chi-Wen ; et al.	2014-09-11
FinFET device and method of manufacturing same Grant 8,828,823 - Liu , et al. September 9, 2	2014-09-09
Metal Gate and Gate Contact Structure for FinFET App 20140239396 - Liu; Chi-Wen ; et al.	2014-08-28
Finfet Device And Method Of Manufacturing Same App 20140206156 - Liu; Chi-Wen ; et al.	2014-07-24
Finfet Device And Method Of Manufacturing Same App 20140206166 - Liu; Chi-Wen ; et al.	2014-07-24
FinFET Device and Method of Fabricating Same App 20140197458 - Ching; Kuo-Cheng ; et al.	2014-07-17
FinFET device and method of manufacturing same Grant 8,723,272 - Liu , et al. May 13, 2	2014-05-13
FinFET device and method of manufacturing same Grant 8,723,236 - Liu , et al. May 13, 2	2014-05-13
FinFET with Dummy Gate on Non-Recessed Shallow Trench Isolation (STI) App 20140117454 - Liu; Chi-Wen ; et al.	2014-05-01
Single Phosphor Layer Photonic Device for Generating White Light or Color Lights App 20140065740 - Huang; Hsin-Chieh ; et al.	2014-03-06
Single phosphor layer photonic device for generating white light or color lights Grant 8,604,498 - Huang , et al. December 10, 2	2013-12-10
Relaxed silicon germanium substrate with low defect density Grant 8,564,018 - Lin , et al. October 22, 2	2013-10-22
Multi-Fin Device and Method of Making Same App 20130273705 - Liu; Chi-Wen ; et al.	2013-10-17
3D Capacitor and Method of Manufacturing Same App 20130113072 - Liu; Chi-Wen ; et al.	2013-05-09
Integrated Circuit having a MOM Capacitor and Method of Making Same App 20130113073 - Liu; Chi-Wen ; et al.	2013-05-09
Finfet Device And Method Of Manufacturing Same App 20130092984 - Liu; Chi-Wen ; et al.	2013-04-18
FinFET Device and Method Of Manufacturing Same App 20130082304 - Liu; Chi-Wen ; et al.	2013-04-04
Multi-Fin Device and Method of Making Same App 20130056826 - Liu; Chi-Wen ; et al.	2013-03-07
Method for dicing semiconductor wafers Grant 8,288,842 - Lee , et al. October 16, 2	2012-10-16
Phase change memory device and method of manufacture thereof Grant 8,263,959 - Wang , et al. September 11, 2	2012-09-11
Method for forming a reduced active area in a phase change memory structure Grant 8,153,471 - Lai , et al. April 10, 2	2012-04-10
Single Phosphor Layer Photonic Device For Generating White Light Or Color Lights App 20110233575 - HUANG; Hsin-Chieh ; et al.	2011-09-29
Method For Forming A Reduced Active Area In A Phase Change Memory Structure App 20110059590 - Lai; Li-Shyue ; et al.	2011-03-10
Reduced active area in a phase change memory structure Grant 7,858,980 - Lai , et al. December 28, 2	2010-12-28
Encapsulated damascene with improved overlayer adhesion Grant 7,737,556 - Wang , et al. June 15, 2	2010-06-15
Method and system for magnetic shielding in semiconductor integrated circuit Grant 7,545,662 - Wang , et al. June 9, 2	2009-06-09
Aluminum based conductor for via fill and interconnect Grant 7,452,805 - Wang , et al. November 18, 2	2008-11-18
Magnetoresistive structures and fabrication methods Grant 7,443,638 - Wang , et al. October 28, 2	2008-10-28
MRAM arrays and methods for writing and reading magnetic memory devices Grant 7,436,698 - Lin , et al. October 14, 2	2008-10-14
Magnetic-bias ferromagnetic spiral inductor Grant 7,417,524 - Lien , et al. August 26, 2	2008-08-26
Relaxed Silicon Germanium Substrate With Low Defect Density App 20080142842 - LIN; Chun Chich ; et al.	2008-06-19
Structure for a multiple-gate FET device and a method for its fabrication Grant 7,381,649 - Chen , et al. June 3, 2	2008-06-03
Relaxed silicon germanium substrate with low defect density Grant 7,357,838 - Lin , et al. April 15, 2	2008-04-15
Interconnect structure with polygon cell structures Grant 7,312,512 - Lu , et al. December 25, 2	2007-12-25
Alluminum base conductor for via fill interconnect App 20070218686 - Wang; Chao-Hsiung ; et al.	2007-09-20
Phase Change Memory Device and Method of Manufacture Thereof App 20070205406 - Wang; Chao-Hsiung ; et al.	2007-09-06
Phase change memory device and method of manufacturing Grant 7,265,373 - Wang , et al. September 4, 2	2007-09-04
Method for forming a multi-layer seed layer for improved Cu ECP Grant 7,265,038 - Wu , et al. September 4, 2	2007-09-04
Magnetic-bias ferromagnetic spiral inductor App 20070188287 - Lien; Wai-Yi ; et al.	2007-08-16
Cobalt silicidation process for substrates comprised with a silicon-germanium layer App 20070164369 - Huang; Chien-Chao ; et al.	2007-07-19
Phase change memory device and method of manufacture thereof Grant 7,229,883 - Wang , et al. June 12, 2	2007-06-12
Method for dicing semiconductor wafers App 20070117352 - Lee; Hsin-Hui ; et al.	2007-05-24
Method For Fabricating Reliable Semiconductor Structure App 20070099402 - Tseng; Horng-Huei ; et al.	2007-05-03
MRAM arrays and methods for writing and reading magnetic memory devices App 20070091672 - Lin; Wen-Chin ; et al.	2007-04-26
CMOS logic gate fabricated on hybrid crystal orientations and method of forming thereof Grant 7,208,815 - Chen , et al. April 24, 2	2007-04-24
Anti-scattering attenuator structure for high energy particle radiation into integrated circuits Grant 7,205,632 - Lin , et al. April 17, 2	2007-04-17
Cobalt silicidation process for substrates with a silicon--germanium layer Grant 7,202,122 - Huang , et al. April 10, 2	2007-04-10
Encapsulated damascene with improved overlayer adhesion App 20070075428 - Wang; Chao-Hsiung ; et al.	2007-04-05
Interconnect structure with polygon cell structures App 20070069381 - Lu; Ding-Chung ; et al.	2007-03-29
Method for dicing semiconductor wafers Grant 7,183,137 - Lee , et al. February 27, 2	2007-02-27
Magnetic shielding for magnetically sensitive semiconductor devices Grant 7,183,617 - Wang , et al. February 27, 2	2007-02-27
Device structure having enhanced surface adhesion and failure mode analysis Grant 7,157,367 - Lin , et al. January 2, 2	2007-01-02
MRAM arrays and methods for writing and reading magnetic memory devices Grant 7,154,798 - Lin , et al. December 26, 2	2006-12-26
System and method for passing high energy particles through a mask Grant 7,151,271 - Wang , et al. December 19, 2	2006-12-19
Write line design in MRAM App 20060278908 - Lin; Wen Chin ; et al.	2006-12-14
Magnetoresistive Structures and Fabrication Methods App 20060238925 - Wang; Yu-Jen ; et al.	2006-10-26
Method and system for magnetic shielding in semiconductor integrated circuit App 20060229683 - Wang; Chao-Hsiung ; et al.	2006-10-12
Copper wiring with high temperature superconductor (HTS) layer Grant 7,105,928 - Yu , et al. September 12, 2	2006-09-12
Write line design in MRAM Grant 7,105,879 - Lin , et al. September 12, 2	2006-09-12
Semiconductor structure and method for integrating SOI devices and bulk devices Grant 7,105,897 - Chen , et al. September 12, 2	2006-09-12
Phase change memory device and method of manufacture thereof App 20060186440 - Wang; Chao-Hsiung ; et al.	2006-08-24
Magnetic shielding for magnetically sensitive semiconductor devices App 20060180880 - Wang; Chao-Hsiung ; et al.	2006-08-17
Phase change memory device and method of manufacturing App 20060148229 - Wang; Chao-Hsiung ; et al.	2006-07-06
Method of forming a low voltage drive ferroelectric capacitor Grant 7,071,007 - Tseng , et al. July 4, 2	2006-07-04
Semiconductor structure and method for integrating SOI devices and bulk devices App 20060097316 - Chen; Hao-Yu ; et al.	2006-05-11
Magnetoresistive (MR) magnetic data storage device with sidewall spacer layer isolation Grant 7,042,032 - Lin , et al. May 9, 2	2006-05-09
Strained channel on insulator device Grant 7,029,994 - Ge , et al. April 18, 2	2006-04-18
Detection of lens anti-reflective coating decay by undesired residue detection Grant 7,016,029 - Chen , et al. March 21, 2	2006-03-21
CMOS logic gate fabricated on hybrid crystal orientations and method of forming thereof App 20060049460 - Chen; Hung-Wei ; et al.	2006-03-09
Low voltage drive ferroelectric capacitor App 20060038214 - Tseng; Yuan-Chieh ; et al.	2006-02-23
Novel device structure having enhanced surface adhesion and failure mode analysis App 20050272260 - Lin, Hway Chi ; et al.	2005-12-08
MRAM arrays and methods for writing and reading magnetic memory devices App 20050243598 - Lin, Wen-Chin ; et al.	2005-11-03
Reliable semiconductor structure and method for fabricating App 20050236616 - Tseng, Horng-Huei ; et al.	2005-10-27
Method and system for immersion lithography using high PH immersion fluid App 20050231695 - Wang, Chao -Hsiung ; et al.	2005-10-20
Write line design in MRAM App 20050234659 - Lin, Wen Chin ; et al.	2005-10-20
Strained channel on insulator device App 20050233552 - Ke, Chung-Hu ; et al.	2005-10-20
Anti-scattering attenuator structure for high energy particle radiation into integrated circuits App 20050227493 - Lin, Wen-Chin ; et al.	2005-10-13
Method for forming a reduced active area in a phase change memory structure App 20050191804 - Lai, Li-Shyue ; et al.	2005-09-01
Strained silicon layer semiconductor product employing strained insulator layer Grant 6,924,181 - Huang , et al. August 2, 2	2005-08-02
Relaxed silicon germanium substrate with low defect density App 20050158971 - Lin, Chun Chich ; et al.	2005-07-21
Improved Cobalt Silicidation Process for Substrates with a Silicon Germanium Layer App 20050133817 - Huang, Chien-Chao ; et al.	2005-06-23
Method for dicing semiconductor wafers App 20050118790 - Lee, Hsin-Hui ; et al.	2005-06-02
Method for forming a multi-layer seed layer for improved Cu ECP App 20050110147 - Wu, Ping-Kun ; et al.	2005-05-26
Copper wiring with high temperature superconductor (HTS) layer App 20050077627 - Yu, Chen-Hua ; et al.	2005-04-14
System and method for passing high energy particles through a mask App 20050077485 - Wang, Chao-Hsiung ; et al.	2005-04-14
Relaxed silicon germanium substrate with low defect density Grant 6,878,610 - Lin , et al. April 12, 2	2005-04-12
Multiple width and/or thickness write line in MRAM Grant 6,873,535 - Lin , et al. March 29, 2	2005-03-29
Strained channel on insulator device App 20040195623 - Ge, Chung-Hu ; et al.	2004-10-07
Magnetoresistive (MR) magnetic data storage device with sidewall spacer layer isolation App 20040188730 - Lin, Wen-Chin ; et al.	2004-09-30
Strained silicon layer semiconductor product employing strained insulator layer App 20040159834 - Huang, Chien-Chao ; et al.	2004-08-19
Low voltage drive ferroelectric capacitor and method of manufacturing same App 20040110309 - Tseng, Yuan-Chieh ; et al.	2004-06-10
Detection of lens anti-reflective coating decay by undesired residue detection App 20030228531 - Chen, Hung-Chih ; et al.	2003-12-11

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.