Trademark applications and grants for Vishay General Semiconductor L L C. Vishay General Semiconductor L L C has 8 trademark applications. The latest application filed is for "PAR"
Patent Application | Date |
---|---|
PACKAGING PROCESS FOR PLATING WITH SELECTIVE MOLDING 20210375641 - 17/059084 DING; Huiying ;   et al. | 2021-12-02 |
PACKAGING PROCESS FOR SIDE-WALL PLATING WITH A CONDUCTIVE FILM 20210366729 - 17/059074 JIN; Longnan ;   et al. | 2021-11-25 |
LOCAL SEMICONDUCTOR WAFER THINNING 20170110329 - 14/884090 Carmelo; Sanfilippo ;   et al. | 2017-04-20 |
LEAD FRAME WITH CONDUCTIVE CLIP FOR MOUNTING A SEMICONDUCTOR DIE WITH REDUCED CLIP SHIFTING 20160365305 - 14/735229 Ding; Hui-Ying ;   et al. | 2016-12-15 |
THIN BI-DIRECTIONAL TRANSIENT VOLTAGE SUPPRESSOR (TVS) OR ZENER DIODE 20160293592 - 14/673910 Chen; Shih-Kuan ;   et al. | 2016-10-06 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.