Patent applications and USPTO patent grants for Virtual Silicon Technology, Inc..The latest application filed is for "low leakage and data retention circuitry".
Patent | Date |
---|---|
Low leakage and data retention circuitry App 20080084775 - Hoberman; Barry B. ;   et al. | 2008-04-10 |
Phase-locked loop circuitry using charge pumps with current mirror circuitry App 20060125535 - Caplan; Randy J. ;   et al. | 2006-06-15 |
Method and apparatus for integrated circuit design with library cells Grant 7,051,308 - McManus , et al. May 23, 2 | 2006-05-23 |
Systems and methods for minimizing static leakage of an integrated circuit App 20060006929 - Caplan; Randy J. ;   et al. | 2006-01-12 |
SRAM power reduction Grant 6,977,860 - Tooher , et al. December 20, 2 | 2005-12-20 |
Low leakage and data retention circuitry App 20050184758 - Hoberman, Barry A. ;   et al. | 2005-08-25 |
Circuitry and method to provide a high speed comparator for an input stage of a low-voltage differential signal receiver circuit Grant 6,900,687 - Saint-Luc , et al. May 31, 2 | 2005-05-31 |
Circuitry to provide a low power input buffer Grant 6,844,770 - McManus January 18, 2 | 2005-01-18 |
Method and apparatus for design of integrated circuits Grant 6,839,882 - McManus , et al. January 4, 2 | 2005-01-04 |
Control circuitry for a non-volatile memory Grant 6,809,965 - Rosendale October 26, 2 | 2004-10-26 |
Method and apparatus for integrated circuit design with a software tool Grant 6,766,496 - McManus , et al. July 20, 2 | 2004-07-20 |
Integrated circuit having a reduced spacing between a bus and adjacent circuitry Grant 6,687,880 - Rivera , et al. February 3, 2 | 2004-02-03 |
SRAM bit line architecture Grant 6,657,880 - Callahan December 2, 2 | 2003-12-02 |
Common source EEPROM and flash memory Grant 6,606,265 - Bergemont , et al. August 12, 2 | 2003-08-12 |
Common source EEPROM and flash memory App 20020176286 - Bergemont, Albert ;   et al. | 2002-11-28 |
High voltage N-channel LDMOS devices built in a deep submicron CMOS process App 20020171103 - Spadea, Gregorio | 2002-11-21 |
NCAGE Code | 3BL82 | VIRTUAL SILICON TECHNOLOGY INC |
CAGE Code | 3BL82 | VIRTUAL SILICON TECHNOLOGY INC |
DUNS | 171960545 | VIRTUAL SILICON TECHNOLOGY INC |
SEC | 0001050589 | VIRTUAL SILICON TECHNOLOGY INC |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.