Trademark applications and grants for Virtual Silicon Technology Inc. Virtual Silicon Technology Inc has 6 trademark applications. The latest application filed is for "GATE BIASING"
Patent Application | Date |
---|---|
Low leakage and data retention circuitry 20080084775 - 11/998725 Hoberman; Barry B. ;   et al. | 2008-04-10 |
Phase-locked loop circuitry using charge pumps with current mirror circuitry 20060125535 - 11/264283 Caplan; Randy J. ;   et al. | 2006-06-15 |
Systems and methods for minimizing static leakage of an integrated circuit 20060006929 - 10/996739 Caplan; Randy J. ;   et al. | 2006-01-12 |
Low leakage and data retention circuitry 20050184758 - 11/041687 Hoberman, Barry A. ;   et al. | 2005-08-25 |
Common source EEPROM and flash memory 20020176286 - 10/002607 Bergemont, Albert ;   et al. | 2002-11-28 |
NCAGE Code | 3BL82 | VIRTUAL SILICON TECHNOLOGY INC |
CAGE Code | 3BL82 | VIRTUAL SILICON TECHNOLOGY INC |
DUNS | 171960545 | VIRTUAL SILICON TECHNOLOGY INC |
SEC | 0001050589 | VIRTUAL SILICON TECHNOLOGY INC |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.