loadpatents
Patent applications and USPTO patent grants for Violette; Michael.The latest application filed is for "transistors with raised extension regions and semiconductor fins".
Patent | Date |
---|---|
Transistors With Raised Extension Regions And Semiconductor Fins App 20220181341 - Liu; Haitao ;   et al. | 2022-06-09 |
Methods Of Forming Capacitor Structures App 20210320099 - Mikhalev; Vladimir ;   et al. | 2021-10-14 |
Capacitor structures Grant 11,063,034 - Mikhalev , et al. July 13, 2 | 2021-07-13 |
Capacitor Structures App 20200411634 - Mikhalev; Vladimir ;   et al. | 2020-12-31 |
Apparatus Having Integrated Circuit Well Structures Of Vertical And/or Retrograde Profiles App 20200303192 - Violette; Michael ;   et al. | 2020-09-24 |
Methods of forming integrated circuit well structures Grant 10,727,062 - Violette , et al. | 2020-07-28 |
Methods Of Forming Integrated Circuit Well Structures App 20190206688 - Violette; Michael ;   et al. | 2019-07-04 |
Method for fabricating a metal high-k gate stack for a buried recessed access device Grant 10,199,227 - Mayuzumi , et al. Fe | 2019-02-05 |
Method For Fabricating A Metal High-k Gate Stack For A Buried Recessed Access Device App 20170263458 - Mayuzumi; Satoru ;   et al. | 2017-09-14 |
Method for fabricating a metal high-k gate stack for a buried recessed access device Grant 9,680,007 - Mayuzumi , et al. June 13, 2 | 2017-06-13 |
Method For Fabricating A Metal High-k Gate Stack For A Buried Recessed Access Device App 20160204247 - Mayuzumi; Satoru ;   et al. | 2016-07-14 |
Method for fabricating a metal high-k gate stack for a buried recessed access device Grant 9,337,042 - Mayuzumi , et al. May 10, 2 | 2016-05-10 |
Method For Fabricating A Metal High-k Gate Stack For A Buried Recessed Access Device App 20150187586 - Mayuzumi; Satoru ;   et al. | 2015-07-02 |
Method for fabricating a metal high-k gate stack for a buried recessed access device Grant 8,980,713 - Mayuzumi , et al. March 17, 2 | 2015-03-17 |
Method For Fabricating A Metal High-k Gate Stack For A Buried Recessed Access Device App 20140357033 - MAYUZUMI; SATORU ;   et al. | 2014-12-04 |
Isolation trenches for memory devices Grant 8,049,298 - Violette November 1, 2 | 2011-11-01 |
Isolation trenches for memory devices Grant 7,892,943 - Violette February 22, 2 | 2011-02-22 |
Isolation Trenches For Memory Devices App 20110012186 - Violette; Michael | 2011-01-20 |
Isolation trenches for memory devices Grant 7,439,157 - Bian , et al. October 21, 2 | 2008-10-21 |
Memory cells and select gates of NAND memory arrays Grant 7,402,861 - Abbott , et al. July 22, 2 | 2008-07-22 |
Isolation Trenches For Memory Devices App 20080128781 - Violette; Michael | 2008-06-05 |
Formation of memory cells and select gates of NAND memory arrays Grant 7,348,236 - Abbott , et al. March 25, 2 | 2008-03-25 |
Isolation trenches for memory devices Grant 7,332,789 - Violette February 19, 2 | 2008-02-19 |
Isolation trenches for memory devices Grant 7,332,408 - Violette February 19, 2 | 2008-02-19 |
Select lines for NAND memory devices Grant 7,276,733 - Violette October 2, 2 | 2007-10-02 |
NAND memory arrays and methods Grant 7,276,414 - Violette , et al. October 2, 2 | 2007-10-02 |
Angled Implant To Improve High Current Operation Of Bipolar Transistors App 20070138597 - Violette; Michael | 2007-06-21 |
Angled implant to improve high current operation of bipolar transistors Grant 7,199,447 - Violette April 3, 2 | 2007-04-03 |
NAND memory arrays App 20070063262 - Violette; Michael ;   et al. | 2007-03-22 |
Isolation trenches for memory devices App 20070063258 - Violette; Michael | 2007-03-22 |
Interconnecting conductive layers of memory devices Grant 7,176,086 - Violette , et al. February 13, 2 | 2007-02-13 |
NAND memory arrays App 20060258093 - Violette; Michael ;   et al. | 2006-11-16 |
NAND memory arrays and methods App 20060040447 - Violette; Michael ;   et al. | 2006-02-23 |
Memory cells and select gates of NAND memory arrays App 20060006456 - Abbott; Todd R. ;   et al. | 2006-01-12 |
Isolation trenches for memory devices App 20050287731 - Bian, Zailong ;   et al. | 2005-12-29 |
Isolation trenches for memory devices App 20050285179 - Violette, Michael | 2005-12-29 |
Formation of memory cells and select gates of NAND memory arrays App 20050285178 - Abbott, Todd R. ;   et al. | 2005-12-29 |
Select lines for NAND memory devices App 20050259468 - Violette, Michael | 2005-11-24 |
Method of forming select lines for NAND memory devices Grant 6,951,790 - Violette October 4, 2 | 2005-10-04 |
Method Of Forming Select Lines For Nand Memory Devices App 20050215002 - Violette, Michael | 2005-09-29 |
Interconnecting conductive layers of memory devices App 20050202622 - Violette, Michael ;   et al. | 2005-09-15 |
Interconnecting conductive layers of memory devices Grant 6,861,697 - Violette , et al. March 1, 2 | 2005-03-01 |
Angled Implant To Improve High Current Operation Of Bipolar Transistors App 20020006707 - VIOLETTE, MICHAEL | 2002-01-17 |
Angled implant to improve high current operation of bipolar transistors App 20010046732 - Violette, Michael | 2001-11-29 |
Bipolar-CMOS (BiCMOS) process for fabricating integrated circuits App 20010031525 - Violette, Michael ;   et al. | 2001-10-18 |
Angled implant to improve high current operation of bipolar transistors Grant 5,719,082 - Violette February 17, 1 | 1998-02-17 |
Musical instrument harness Grant 5,332,137 - Violette July 26, 1 | 1994-07-26 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.