Trivedi; Tanuj

Patent Applications and Registrations

Patent applications and USPTO patent grants for Trivedi; Tanuj.The latest application filed is for "adjacent gate-all-around integrated circuit structures having non-merged epitaxial source or drain regions".

Company Profile

0.2.13

Trivedi; Tanuj - Hillsboro OR

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Gate-all-around integrated circuit structures having dual nanoribbon channel structures Grant 11,437,483 - Trivedi , et al. September 6, 2	2022-09-06
Adjacent Gate-all-around Integrated Circuit Structures Having Non-merged Epitaxial Source Or Drain Regions App 20220093588 - SUBRAMANIAN; Sairam ; et al.	2022-03-24
Self-aligned Front-end Charge Trap Flash Memory Cell And Capacitor Design For Integrated High-density Scaled Devices App 20210399002 - TRIVEDI; Tanuj ; et al.	2021-12-23
Gate-all-around Integrated Circuit Structures Having Dual Nanoribbon Channel Structures App 20210280683 - TRIVEDI; Tanuj ; et al.	2021-09-09
Gate-all-around Integrated Circuit Structures Having Depopulated Channel Structures App 20210257452 - TRIVEDI; Tanuj ; et al.	2021-08-19
Gate-all-around Integrated Circuit Structures Having Depopulated Channel Structures App 20210257453 - TRIVEDI; Tanuj ; et al.	2021-08-19
Gate-all-around integrated circuit structures having depopulated channel structures Grant 11,094,782 - Trivedi , et al. August 17, 2	2021-08-17
Strain Based Performance Enhancement Using Selective Metal Oxidation Inside Gate App 20210193844 - RAMASWAMY; Rahul ; et al.	2021-06-24
Esd Diode Solution For Nanoribbon Architectures App 20210183850 - NIDHI; Nidhi ; et al.	2021-06-17
Nanoribbon Thick Gate Device With Hybrid Dielectric Tuning For High Breakdown And Vt Modulation App 20210183857 - HAFEZ; Walid M. ; et al.	2021-06-17
Nanoribbon Thick Gate Devices With Differential Ribbon Spacing And Width For Soc Applications App 20210184001 - TRIVEDI; Tanuj ; et al.	2021-06-17
Co-integrated High Performance Nanoribbon Transistors With High Voltage Thick Gate Finfet Devices App 20210184051 - TRIVEDI; Tanuj ; et al.	2021-06-17
Single Gated 3d Nanowire Inverter For High Density Thick Gate Soc Applications App 20210184000 - RAMASWAMY; Rahul ; et al.	2021-06-17
High Voltage Extended-drain Mos (edmos) Nanowire Transistors App 20210184032 - NIDHI; Nidhi ; et al.	2021-06-17
High Voltage Ultra-low Power Thick Gate Nanoribbon Transistors For Soc Applications App 20210184045 - RAMASWAMY; Rahul ; et al.	2021-06-17

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.